Datasheet > 74LVCH2T45GD,125

74LVCH2T45GD,125

更新时间： 2024-02-07 10:12:43

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
36页	388K
描述
74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SON 8-Pin

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74LVCH2T45GD,125 技术参数

Source Url Status Check Date：	2013-06-14 00:00:00	是否Rohs认证：	符合
生命周期：	Transferred	零件包装代码：	SON
包装说明：	3 X 2 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, SOT996-2, SON-8	针数：	8
Reach Compliance Code：	compliant	风险等级：	5.74
Base Number Matches：	1

74LVCH2T45GD,125 数据手册

74LVC2T45; 74LVCH2T45

Dual supply translating transceiver; 3-state

Rev. 8 — 29 March 2013

Product data sheet

1. General description

The 74LVC2T45; 74LVCH2T45 are dual bit, dual supply translating transceivers with

3-state outputs that enable bidirectional level translation. They feature two 2-bits

input-output ports (nA and nB), a direction control input (DIR) and dual supply pins (V_CC(A)

and V_CC(B)). Both V_CC(A)and V_CC(B)can be supplied at any voltage between 1.2 V and

5.5 V making the device suitable for translating between any of the low voltage nodes

(1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins nA and DIR are referenced to V_CC(A)and

pins nB are referenced to V_CC(B). A HIGH on DIR allows transmission from nA to nB and a

LOW on DIR allows transmission from nB to nA.

The devices are fully specified for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing any damaging backflow current through the

device when it is powered down. In suspend mode when either V_CC(A)or V_CC(B)are at

GND level, both A port and B port are in the high-impedance OFF-state.

Active bus hold circuitry in the 74LVCH2T45 holds unused or floating data inputs at a valid

logic level.

2. Features and benefits

 Wide supply voltage range:

 V_CC(A): 1.2 V to 5.5 V

 V_CC(B): 1.2 V to 5.5 V

 High noise immunity

 Complies with JEDEC standards:

 JESD8-7 (1.2 V to 1.95 V)

 JESD8-5 (1.8 V to 2.7 V)

 JESD8C (2.7 V to 3.6 V)

 JESD36 (4.5 V to 5.5 V)

 ESD protection:

 HBM JESD22-A114F Class 3A exceeds 4000 V

 MM JESD22-A115-A exceeds 200 V

 CDM JESD22-C101E exceeds 1000 V

 Maximum data rates:

 420 Mbps (3.3 V to 5.0 V translation)

 210 Mbps (translate to 3.3 V))

 140 Mbps (translate to 2.5 V)

 75 Mbps (translate to 1.8 V)

 60 Mbps (translate to 1.5 V)

12 3 4 5 6 7...36

中文翻译

下载PDF

与74LVCH2T45GD,125相关器件

型号	品牌	获取价格	描述	数据表
74LVCH2T45GF	NXP	获取价格	Dual supply translating transceiver; 3-state
74LVCH2T45GF,115	NXP	获取价格	74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SON 8-Pin
74LVCH2T45GM	NXP	获取价格	Dual supply translating transceiver; 3-state
74LVCH2T45GM,125	NXP	获取价格	74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state QFN 8-Pin
74LVCH2T45GN	NXP	获取价格	Dual supply translating transceiver; 3-state
74LVCH2T45GN	NEXPERIA	获取价格	Dual supply translating transceiver; 3-stateProduction
74LVCH2T45GS	NXP	获取价格	Dual supply translating transceiver; 3-state
74LVCH2T45GS	NEXPERIA	获取价格	Dual supply translating transceiver; 3-stateProduction
74LVCH2T45GT	NXP	获取价格	Dual supply translating transceiver; 3-state
74LVCH2T45GT	NEXPERIA	获取价格	Dual supply translating transceiver; 3-stateProduction

与74LVCH2T45GD,125相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

42
AIC1781A 电池充电控制器深度解析
2024-09-03

29
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

67
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

71

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVCH2T45GD,125

74LVCH2T45GD,125 技术参数

74LVCH2T45GD,125 数据手册

与74LVCH2T45GD,125相关器件

与74LVCH2T45GD,125相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVCH2T45GD,125

74LVCH2T45GD,125 技术参数

74LVCH2T45GD,125 数据手册

与74LVCH2T45GD,125相关器件

与74LVCH2T45GD,125相关文章

您还可以找

您在本页遇到什么问题？