5秒后页面跳转
74LVCH2T45GN PDF预览

74LVCH2T45GN

更新时间: 2024-01-04 13:12:49
品牌 Logo 应用领域
恩智浦 - NXP 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
36页 1196K
描述
Dual supply translating transceiver; 3-state

74LVCH2T45GN 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SON包装说明:1.20 X 1 MM, 0.35 MM HEIGHT, SOT-1116, SON-8
针数:8Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.59
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-N8JESD-609代码:e3
长度:1.2 mm逻辑集成电路类型:BUS TRANSCEIVER
湿度敏感等级:1位数:2
功能数量:1端口数量:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SON封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
传播延迟(tpd):23.5 ns认证状态:Not Qualified
座面最大高度:0.35 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):1.5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:TIN
端子形式:NO LEAD端子节距:0.3 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1 mmBase Number Matches:1

74LVCH2T45GN 数据手册

 浏览型号74LVCH2T45GN的Datasheet PDF文件第2页浏览型号74LVCH2T45GN的Datasheet PDF文件第3页浏览型号74LVCH2T45GN的Datasheet PDF文件第4页浏览型号74LVCH2T45GN的Datasheet PDF文件第5页浏览型号74LVCH2T45GN的Datasheet PDF文件第6页浏览型号74LVCH2T45GN的Datasheet PDF文件第7页 
74LVC2T45; 74LVCH2T45  
Dual supply translating transceiver; 3-state  
Rev. 4 — 20 August 2010  
Product data sheet  
1. General description  
The 74LVC2T45; 74LVCH2T45 are dual bit, dual supply translating transceivers with  
3-state outputs that enable bidirectional level translation. They feature two data  
input-output ports (nA and nB), a direction control input (DIR) and dual supply pins (VCC(A)  
and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 1.2 V and  
5.5 V making the device suitable for translating between any of the low voltage nodes  
(1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins nA and DIR are referenced to VCC(A) and  
pins nB are referenced to VCC(B). A HIGH on DIR allows transmission from nA to nB and a  
LOW on DIR allows transmission from nB to nA.  
The devices are fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing any damaging backflow current through the  
device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at  
GND level, both A port and B port are in the high-impedance OFF-state.  
Active bus hold circuitry in the 74LVCH2T45 holds unused or floating data inputs at a valid  
logic level.  
2. Features and benefits  
„ Wide supply voltage range:  
‹ VCC(A): 1.2 V to 5.5 V  
‹ VCC(B): 1.2 V to 5.5 V  
„ High noise immunity  
„ Complies with JEDEC standards:  
‹ JESD8-7 (1.2 V to 1.95 V)  
‹ JESD8-5 (1.8 V to 2.7 V)  
‹ JESD8C (2.7 V to 3.6 V)  
‹ JESD36 (4.5 V to 5.5 V)  
„ ESD protection:  
‹ HBM JESD22-A114F Class 3A exceeds 4000 V  
‹ MM JESD22-A115-A exceeds 200 V  
‹ CDM JESD22-C101E exceeds 1000 V  
„ Maximum data rates:  
‹ 420 Mbps (3.3 V to 5.0 V translation)  
‹ 210 Mbps (translate to 3.3 V))  
‹ 140 Mbps (translate to 2.5 V)  
‹ 75 Mbps (translate to 1.8 V)  
‹ 60 Mbps (translate to 1.5 V)  

与74LVCH2T45GN相关器件

型号 品牌 获取价格 描述 数据表
74LVCH2T45GS NXP

获取价格

Dual supply translating transceiver; 3-state
74LVCH2T45GS NEXPERIA

获取价格

Dual supply translating transceiver; 3-stateProduction
74LVCH2T45GT NXP

获取价格

Dual supply translating transceiver; 3-state
74LVCH2T45GT NEXPERIA

获取价格

Dual supply translating transceiver; 3-stateProduction
74LVCH2T45GT,115 NXP

获取价格

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SON 8-Pin
74LVCH2T45-Q100 NEXPERIA

获取价格

Dual supply translating transceiver; 3-state
74LVCH322244A NXP

获取价格

32-bit buffer/line driver; with 30 ohm series termination resistors; 5 V input/output tole
74LVCH322244AEC NXP

获取价格

32-bit buffer/line driver; with 30 ohm series termination resistors; 5 V input/output tole
74LVCH322244AEC/G NXP

获取价格

IC LVC/LCX/Z SERIES, OCTAL 4-BIT DRIVER, TRUE OUTPUT, PBGA96, 13.50 X 5.50 MM, 1.05 MM HEI
74LVCH322244AEC;55 NXP

获取价格

74LVCH322244A - 32-bit buffer/line driver; wi