5秒后页面跳转
捷配首页

Datasheet > 74LVCH162244ADGV
74LVCH162244ADGV PDF预览

74LVCH162244ADGV

更新时间： 2024-11-21 11:14:27
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
13页 244K
描述
16-bit buffer/line driver; 30 Ω series termination resistors; 5 V tolerant input/output; 3-stateProduction

阅读下载

中文翻译

获取价格

74LVCH162244ADGV 数据手册

 浏览型号74LVCH162244ADGV的Datasheet PDF文件第2页浏览型号74LVCH162244ADGV的Datasheet PDF文件第3页浏览型号74LVCH162244ADGV的Datasheet PDF文件第4页浏览型号74LVCH162244ADGV的Datasheet PDF文件第5页浏览型号74LVCH162244ADGV的Datasheet PDF文件第6页浏览型号74LVCH162244ADGV的Datasheet PDF文件第7页 
74LVC162244A; LVCH162244A  
16-bit buffer/line driver; 30 Ω series termination resistors;  
5 V tolerant input/output; 3-state  
Rev. 8 — 23 September 2021  
Product data sheet  
1. General description  
The 74LVC162244A; 74LVCH162244A is a 16-bit buffer/line driver with 30 Ω termination resistors  
and 3-state outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit  
buffer. The device features four output enables (1OE, 2OE, 3OE and 4OE), each controlling four of  
the 3-state outputs. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices  
as translators in mixed 3.3 V and 5 V environments.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
The 74LVCH162244A bus hold on data inputs eliminates the need for external pull-up resistors to  
hold unused inputs.  
2. Features and benefits  
•
Overvoltage tolerant inputs to 5.5 V  
•
•
•
•
•
•
•
•
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power dissipation  
Multibyte flow-through standard pin-out architecture  
Low inductance multiple power and ground pins for minimum noise and ground bounce  
Direct interface with TTL levels  
IOFF circuitry provides partial Power-down mode operation  
All data inputs have bus hold. (74LVCH162244A only)  
Complies with JEDEC standard:  
•
•
•
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
•
•
ESD protection  
•
•
•
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-B exceeds 200 V  
CDM ANSI/ESDA/Jedec JS-002 exceeds 1000 V  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
 
 
1234567...13

中文翻译

下载PDF

与74LVCH162244ADGV相关器件

型号 品牌 获取价格 描述 数据表
74LVCH162244ADL NXP

获取价格

 		16-bit buffer/line driver; with 30ohm series termination resistors, 5V input/output tolera
74LVCH162244ADL,11 NXP

获取价格

 		74LVC162244A; 74LVCH162244A - 16-bit buffer/line driver SSOP 48-Pin
74LVCH162244ADL:11 NXP

获取价格

 		74LVC162244A; 74LVCH162244A - 16-bit buffer/line driver SSOP 48-Pin
74LVCH162244ADLG4 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
74LVCH162244ADLRG4 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
74LVCH162244ADL-T ETC

获取价格

 		Quad 4-Bit Buffer/Driver
74LVCH162244AGRE4 TI

获取价格

 		16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
74LVCH162244AGRG4 TI

获取价格

 		16-Bit Buffer/Driver With 3-State Outputs 48-TSSOP -40 to 125
74LVCH162244APA IDT

获取价格

 		Bus Driver, LVC/LCX/Z Series, 4-Func, 4-Bit, True Output, CMOS, PDSO48, TSSOP-48
74LVCH162244APAG ROCHESTER

获取价格

 		LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, TSSOP-48

与74LVCH162244ADGV相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证