5秒后页面跳转
74LVCE161284VRG4 PDF预览

74LVCE161284VRG4

更新时间: 2024-01-03 11:38:46
品牌 Logo 应用领域
德州仪器 - TI 线路驱动器或接收器驱动程序和接口接口集成电路电视光电二极管
页数 文件大小 规格书
16页 366K
描述
19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

74LVCE161284VRG4 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:GREEN, PLASTIC, TVSOP-48针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.67
Is Samacsys:N差分输出:NO
驱动器位数:14输入特性:STANDARD
接口集成电路类型:LINE TRANSCEIVER接口标准:IEEE-1284
JESD-30 代码:R-PDSO-G48JESD-609代码:e4
长度:9.7 mm湿度敏感等级:1
功能数量:13端子数量:48
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260认证状态:Not Qualified
最大接收延迟:18 ns接收器位数:13
座面最大高度:1.2 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.4 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED最大传输延迟:30 ns
宽度:4.4 mmBase Number Matches:1

74LVCE161284VRG4 数据手册

 浏览型号74LVCE161284VRG4的Datasheet PDF文件第5页浏览型号74LVCE161284VRG4的Datasheet PDF文件第6页浏览型号74LVCE161284VRG4的Datasheet PDF文件第7页浏览型号74LVCE161284VRG4的Datasheet PDF文件第9页浏览型号74LVCE161284VRG4的Datasheet PDF文件第10页浏览型号74LVCE161284VRG4的Datasheet PDF文件第11页 
SN74LVCE161284  
19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER  
WITH ERROR-FREE POWER UP  
www.ti.com  
SCES541JANUARY 2004REVISED MARCH 2005  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
CABLE  
2.7 V  
0 V  
Input  
(see Note B)  
C
= 50 pF  
L
62  
(see Note A)  
t
t
f1  
TP1  
Sink Load  
From  
B or Y Output  
Under Test  
95% (V CABLE = 5.0 V"0.5 V)  
CC  
Output  
(see Note B)  
50% (V CABLE = 5.0 V"0.5 V)  
CC  
Source Load  
r1  
Output  
(see Note B)  
1.9 V (V CABLE = 5.0 V"0.5 V)  
0.4 V  
CC  
C
= 50 pF  
L
62 Ω  
(see Note A)  
VOLTAGE WAVEFORMS MEASURED AT TP1  
SLEW RATE WAVEFORMS (B1−8 AND Y9−13)  
SLEW RATE A-TO-B OR A-TO-Y LOAD (TOTEM POLE) OR PERI LOGIC IN TO PERI LOGIC OUT  
V
CABLE  
CC  
2.7 V  
0 V  
Input  
(see Note C)  
1.4 V  
2 V  
1.4 V  
TP1  
500 Ω  
V
OH  
OL  
2 V  
0.8 V  
Output  
(see Note C)  
From  
B or Y Output  
0.8 V  
V
C
L
= 50 pF  
(see Note A)  
t
r
t
f
VOLTAGE WAVEFORMS MEASURED AT TP1, B SIDE  
A-TO-B LOAD OR A-TO-Y LOAD (OPEN DRAIN) OR PERI LOGIC IN TO PERI LOGIC OUT  
NOTES: A. C includes probe and jig capacitance.  
L
B. When V CABLE is 3.3 V " 0.3 V, slew rate is measured between 0.4 V and 0.9 V for the rising edge and between 2.4 V and 1.9 V  
CC  
for the falling edge. When V CABLE is 5 V " 0.5 V, slew rate is measured between 0.4 V and 1.9 V for the rising edge and between  
CC  
95% V CABLE and 50% V CABLE for the falling edge.  
CC  
CC  
95% – 50%  
1.9 V – 0.4 V  
tr1  
ǒ
Ǔ
rise + ǒ  
Ǔ
tslew fall + VCC  
tslew  
tf1  
C. Input rise (t ) and fall (t ) times are 3 ns. Rise and fall times (open drain) are <120 ns.  
r
f
D. The outputs are measured one at a time, with one transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
dis  
.
PLZ  
PZL  
PLH  
PHZ  
are the same as t  
PZH  
en  
are the same as t .  
PHL pd  
Figure 2. Load Circuits and Voltage Waveforms  
8

STM32F103C8T6 替代型号

型号 品牌 替代类型 描述 数据表
74LVCE161284VRE4 TI

完全替代

19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

与74LVCE161284VRG4相关器件

型号 品牌 描述 获取价格 数据表
74LVCE1G00 DIODES SINGLE 2 INPUT POSITIVE NAND GATE

获取价格

74LVCE1G00FZ4 DIODES SINGLE 2 INPUT POSITIVE NAND GATE

获取价格

74LVCE1G00FZ4-7 DIODES SINGLE 2 INPUT POSITIVE NAND GATE

获取价格

74LVCE1G00SE DIODES SINGLE 2 INPUT POSITIVE NAND GATE

获取价格

74LVCE1G00SE-7 DIODES SINGLE 2 INPUT POSITIVE NAND GATE

获取价格

74LVCE1G00W5 DIODES SINGLE 2 INPUT POSITIVE NAND GATE

获取价格