5秒后页面跳转
74LVC4245A-Q100 PDF预览

74LVC4245A-Q100

更新时间: 2024-10-01 01:10:47
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
17页 830K
描述
Octal dual supply translating transceiver; 3-state

74LVC4245A-Q100 数据手册

 浏览型号74LVC4245A-Q100的Datasheet PDF文件第2页浏览型号74LVC4245A-Q100的Datasheet PDF文件第3页浏览型号74LVC4245A-Q100的Datasheet PDF文件第4页浏览型号74LVC4245A-Q100的Datasheet PDF文件第5页浏览型号74LVC4245A-Q100的Datasheet PDF文件第6页浏览型号74LVC4245A-Q100的Datasheet PDF文件第7页 
74LVC4245A-Q100  
Octal dual supply translating transceiver; 3-state  
Rev. 1 — 20 October 2014  
Product data sheet  
1. General description  
The 74LVC4245A-Q100 is an octal dual supply translating transceiver featuring  
non-inverting 3-state bus compatible outputs in both send and receive directions. It is  
designed to interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply  
environment.  
The device features an output enable input (pin OE) for easy cascading and a  
send/receive input (pin DIR) for direction control. Pin OE controls the outputs so that the  
buses are effectively isolated.  
In suspend mode, when VCC(A) is zero, there is no current flow from one supply to the  
other supply. The A-outputs must be set 3-state and the voltage on the A-bus must be  
smaller than Vdiode (typical 0.7 V).  
VCC(A) VCC(B), except in suspend mode.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
5 V tolerant inputs/outputs, for interfacing with 5 V logic  
Wide supply voltage range:  
3 V bus (VCC(B)): 1.5 V to 3.6 V  
5 V bus (VCC(A)): 1.5 V to 5.5 V  
CMOS low-power consumption  
Direct interface with TTL levels  
Inputs accept voltages up to 5.5 V  
High-impedance when VCC(A) = 0 V  
Complies with JEDEC standard no. JESD8B/JESD36  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  

与74LVC4245A-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC4245AQG IDT

获取价格

QSOP-24, Tube
74LVC4245AQG8 IDT

获取价格

QSOP-24, Reel
74LVC4245ASOG8 IDT

获取价格

SOIC-24, Reel
74LVC4T3144 NEXPERIA

获取价格

4-bit dual supply buffer/line driver; 3-state
74LVC4T3144PW NEXPERIA

获取价格

4-bit dual supply buffer/line driver; 3-state
74LVC4T3144PW-Q100 NEXPERIA

获取价格

4-bit dual supply buffer/line driver; 3-stateProduction
74LVC51D NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 2-INPUT AND-OR-INVERT GATE, PDSO14, Gate
74LVC51DB-T NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 2-INPUT AND-OR-INVERT GATE, PDSO14, Gate
74LVC51PW NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 2-INPUT AND-OR-INVERT GATE, PDSO14, Gate
74LVC540A ONSEMI

获取价格

Low-Voltage CMOS Octal Buffer Flow Through Pinout