Datasheet > 74LVC4T3144PW-Q100

74LVC4T3144PW-Q100

更新时间： 2024-10-01 11:12:31

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
27页	285K
描述
4-bit dual supply buffer/line driver; 3-stateProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVC4T3144PW-Q100 数据手册

浏览型号74LVC4T3144PW-Q100的Datasheet PDF文件第2页

浏览型号74LVC4T3144PW-Q100的Datasheet PDF文件第3页

浏览型号74LVC4T3144PW-Q100的Datasheet PDF文件第4页

浏览型号74LVC4T3144PW-Q100的Datasheet PDF文件第5页

浏览型号74LVC4T3144PW-Q100的Datasheet PDF文件第6页

浏览型号74LVC4T3144PW-Q100的Datasheet PDF文件第7页

74LVC4T3144-Q100

4-bit dual supply buffer/line driver; 3-state

Rev. 1 — 14 August 2017

Product data sheet

1 General description

The 74LVC4T3144-Q100 is a 4-bit, dual-supply level translating buffer with 3-state

outputs. It features four data inputs (An and B4), four data outputs (YBn and YA4), and

an output enable input (OE). The device is configured to translate three inputs from

V_CC(A)to V_CC(B)and one input from V_CC(B)to V_CC(A). OE, An and YA4 are referenced to

V_CC(A)and YBn and B4 are referenced to V_CC(B). A HIGH on OE causes the outputs to

assume a high-impedance OFF-state.

The device is fully specified for partial power-down applications using I_OFF. The I_OFF

circuitry disables outputs, preventing any damaging backflow current through the device

when it is powered down. In suspend mode when either V_CC(A)or V_CC(B)are at GND

level, all outputs are in the high-impedance OFF-state.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2 Features and benefits

• Automotive product qualification in accordance with AEC-Q100 (Grade 1)

– Specified from -40 °C to +85 °C and from -40 °C to +125 °C

• Wide supply voltage range:

– V_CC(A): 1.2 V to 5.5 V

– V_CC(B): 1.2 V to 5.5 V

• High noise immunity

• Complies with JEDEC standards:

– JESD8-11A (1.4 V to 1.6 V)

– JESD8-7 (1.65 V to 1.95 V)

– JESD8-5 (2.3 V to 2.7 V)

– JESD8C (3.0 V to 3.6 V)

– JESD12-6 (4.5 V to 5.5 V)

• ESD protection:

– MIL-STD-883, method 3015 exceeds 2000 V

– HBM JESD22-A114F Class 3A exceeds 4000 V

– CDM JESD22-C101E exceeds 1000 V

• Maximum data rates:

– 200 Mbps (3.3 V to 5.0 V translation)

– 140 Mbps (translate to 3.3 V))

– 100 Mbps (translate to 2.5 V)

– 75 Mbps (translate to 1.8 V)

– 60 Mbps (translate to 1.5 V)

• Suspend mode

12 3 4 5 6 7...27

中文翻译

下载PDF

与74LVC4T3144PW-Q100相关器件

型号	品牌	获取价格	描述	数据表
74LVC51D	NXP	获取价格	IC LVC/LCX/Z SERIES, DUAL 2-INPUT AND-OR-INVERT GATE, PDSO14, Gate
74LVC51DB-T	NXP	获取价格	IC LVC/LCX/Z SERIES, DUAL 2-INPUT AND-OR-INVERT GATE, PDSO14, Gate
74LVC51PW	NXP	获取价格	IC LVC/LCX/Z SERIES, DUAL 2-INPUT AND-OR-INVERT GATE, PDSO14, Gate
74LVC540A	ONSEMI	获取价格	Low-Voltage CMOS Octal Buffer Flow Through Pinout
74LVC540A	DIODES	获取价格	Octal Buffer/Line Driver with 3 State Outputs
74LVC540A_15	ONSEMI	获取价格	Low-Voltage CMOS Octal Buffer Flow Through Pinout
74LVC540ADTR2G	ONSEMI	获取价格	Low-Voltage CMOS Octal Buffer Flow Through Pinout
74LVC540ADWR2G	ONSEMI	获取价格	Low-Voltage CMOS Octal Buffer Flow Through Pinout
74LVC540AT20-13	DIODES	获取价格	Bus Driver, LVC/LCX/Z Series, 1-Func, 8-Bit, Inverted Output, CMOS, PDSO20, 6.40 X 6.50 MM
74LVC540D	NXP	获取价格	IC LVC/LCX/Z SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, Bus Driver/Transceiver