5秒后页面跳转
74LVC2G74DP-Q100 PDF预览

74LVC2G74DP-Q100

更新时间: 2022-02-26 12:27:24
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
15页 231K
描述
Single D-type flip-flop with set and reset; positive edge trigger

74LVC2G74DP-Q100 数据手册

 浏览型号74LVC2G74DP-Q100的Datasheet PDF文件第1页浏览型号74LVC2G74DP-Q100的Datasheet PDF文件第2页浏览型号74LVC2G74DP-Q100的Datasheet PDF文件第3页浏览型号74LVC2G74DP-Q100的Datasheet PDF文件第5页浏览型号74LVC2G74DP-Q100的Datasheet PDF文件第6页浏览型号74LVC2G74DP-Q100的Datasheet PDF文件第7页 
Nexperia  
74LVC2G74-Q100  
Single D-type flip-flop with set and reset; positive edge trigger  
8. Limiting values  
Table 6. Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
-0.5  
-50  
-0.5  
-
Max  
+6.5  
-
Unit  
V
VCC  
IIK  
supply voltage  
input clamping current  
input voltage  
VI < 0 V  
mA  
V
VI  
[1]  
+6.5  
±50  
IOK  
VO  
output clamping current  
output voltage  
VO > VCC or VO < 0 V  
Active mode  
mA  
[1]  
[1]  
-0.5  
-0.5  
-
VCC + 0.5 V  
Power-down mode; VCC = 0 V  
VO = 0 V to VCC  
+6.5  
±50  
100  
-
V
IO  
output current  
mA  
mA  
mA  
mW  
°C  
ICC  
IGND  
Ptot  
Tstg  
supply current  
-
ground current  
-100  
-
total power dissipation  
storage temperature  
Tamb = -40 °C to +125 °C  
[2]  
300  
+150  
-65  
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] For TSSOP8 packages: above 55 °C the value of Ptot derates linearly with 2.5 mW/K.  
For VSSOP8 packages: above 110 °C the value of Ptot derates linearly with 8.0 mW/K.  
9. Recommended operating conditions  
Table 7. Operating conditions  
Symbol Parameter  
Conditions  
Min  
Max  
5.5  
Unit  
V
VCC  
VI  
supply voltage  
input voltage  
output voltage  
1.65  
0
0
5.5  
V
VO  
Active mode  
VCC  
5.5  
V
Power-down mode; VCC = 0 V  
0
V
Tamb  
ambient temperature  
-40  
-
+125  
20  
°C  
ns/V  
ns/V  
Δt/ΔV  
input transition rise and fall rate  
VCC = 1.65 V to 2.7 V  
VCC = 2.7 V to 5.5 V  
-
10  
©
74LVC2G74_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 3 — 3 October 2018  
4 / 15  
 
 
 

与74LVC2G74DP-Q100相关器件

型号 品牌 描述 获取价格 数据表
74LVC2G74GD NXP Single D-type flip-flop with set and reset; positive edge trigger

获取价格

74LVC2G74GD,125 NXP 74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger SON 8-Pin

获取价格

74LVC2G74GF NXP Single D-type flip-flop with set and reset; positive edge trigger

获取价格

74LVC2G74GF,115 NXP 74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger SON 8-Pin

获取价格

74LVC2G74GM NXP Single D-type flip-flop with set and reset; positive edge trigger

获取价格

74LVC2G74GM,125 NXP 74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger QFN 8-Pin

获取价格