5秒后页面跳转
74LVC2G86DP PDF预览

74LVC2G86DP

更新时间: 2024-09-24 11:13:11
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路石英晶振触发器
页数 文件大小 规格书
18页 281K
描述
Dual 2-input EXCLUSIVE-OR gateProduction

74LVC2G86DP 数据手册

 浏览型号74LVC2G86DP的Datasheet PDF文件第2页浏览型号74LVC2G86DP的Datasheet PDF文件第3页浏览型号74LVC2G86DP的Datasheet PDF文件第4页浏览型号74LVC2G86DP的Datasheet PDF文件第5页浏览型号74LVC2G86DP的Datasheet PDF文件第6页浏览型号74LVC2G86DP的Datasheet PDF文件第7页 
74LVC2G86  
Dual 2-input EXCLUSIVE-OR gate  
Rev. 15 — 21 June 2022  
Product data sheet  
1. General description  
The 74LVC2G86 is a dual 2-input EXCLUSIVE-OR gate. Inputs can be driven from either 3.3 V  
or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V  
environments.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This  
device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables  
the output, preventing the potentially damaging backflow current through the device when it is  
powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
CMOS low-power dissipation  
±24 mA output drive (VCC = 3.0 V)  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
IOFF circuitry provides partial Power-down mode operation  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
 
 

与74LVC2G86DP相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G86DP,118 NXP

获取价格

74LVC2G86 - Dual 2-input EXCLUSIVE-OR gate TSSOP 8-Pin
74LVC2G86DP,125 NXP

获取价格

74LVC2G86 - Dual 2-input EXCLUSIVE-OR gate TSSOP 8-Pin
74LVC2G86DP-Q100 NXP

获取价格

IC XOR GATE, Gate
74LVC2G86DP-Q100 NEXPERIA

获取价格

Dual 2-input EXCLUSIVE-OR gateProduction
74LVC2G86DP-Q100H NXP

获取价格

74LVC2G86-Q100 - Dual 2-input EXCLUSIVE-OR gate TSSOP 8-Pin
74LVC2G86GF NXP

获取价格

LVC/LCX/Z SERIES, DUAL 2-INPUT XOR GATE, PDSO8, 1.35 X 1 MM, 0.50 MM HEIGHT, MO-252, SOT-1
74LVC2G86GM NXP

获取价格

Dual 2-input EXCLUSIVE-OR gate
74LVC2G86GM,125 NXP

获取价格

74LVC2G86 - Dual 2-input EXCLUSIVE-OR gate QFN 8-Pin
74LVC2G86GM-G NXP

获取价格

Dual 2-input EXCLUSIVE-OR gate
74LVC2G86GN NXP

获取价格

LVC/LCX/Z SERIES, DUAL 2-INPUT XOR GATE, PDSO8, 1.20 X 1 MM, 0.35 MM HEIGHT, SOT-1116, SON