5秒后页面跳转
74LVC1G332DBVRG4 PDF预览

74LVC1G332DBVRG4

更新时间: 2024-01-08 02:29:45
品牌 Logo 应用领域
德州仪器 - TI 栅极
页数 文件大小 规格书
11页 253K
描述
单路 3 输入、1.65V 至 5.5V 或门 | DBV | 6 | -40 to 125

74LVC1G332DBVRG4 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:VFBGA, BGA6,2X3,20针数:6
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.53系列:LVC/LCX/Z
JESD-30 代码:R-XBGA-B6长度:1.4 mm
负载电容(CL):50 pF逻辑集成电路类型:OR GATE
最大I(ol):0.024 A功能数量:1
输入次数:3端子数量:6
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:UNSPECIFIED
封装代码:VFBGA封装等效代码:BGA6,2X3,20
封装形状:RECTANGULAR封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:4.8 ns
传播延迟(tpd):17.2 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:0.5 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:BALL
端子节距:0.5 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:0.9 mm
Base Number Matches:1

74LVC1G332DBVRG4 数据手册

 浏览型号74LVC1G332DBVRG4的Datasheet PDF文件第2页浏览型号74LVC1G332DBVRG4的Datasheet PDF文件第3页浏览型号74LVC1G332DBVRG4的Datasheet PDF文件第4页浏览型号74LVC1G332DBVRG4的Datasheet PDF文件第6页浏览型号74LVC1G332DBVRG4的Datasheet PDF文件第7页浏览型号74LVC1G332DBVRG4的Datasheet PDF文件第8页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢉ ꢊ  
ꢀꢋ ꢁꢈ ꢄ ꢌ ꢉ ꢍꢋꢁ ꢎꢏꢐ ꢎꢑ ꢀꢋ ꢐ ꢋꢅꢌꢍ ꢑ ꢒ ꢈ ꢓꢐꢌ  
SCES489C − SEPTEMBER 2003 − REVISED MARCH 2004  
PARAMETER MEASUREMENT INFORMATION  
V
LOAD  
Open  
S1  
R
L
From Output  
Under Test  
TEST  
S1  
GND  
t
t
/t  
Open  
PLH PHL  
/t  
C
L
t
V
R
PLZ PZL  
LOAD  
GND  
L
(see Note A)  
/t  
PHZ PZH  
LOAD CIRCUIT  
INPUTS  
V
CC  
V
M
V
C
R
L
V
LOAD  
L
V
I
t /t  
r f  
1.8 V 0.15 V  
2.5 V 0.2 V  
3.3 V 0.3 V  
5 V 0.5 V  
V
V
2 ns  
2 ns  
2.5 ns  
2.5 ns  
V
V
/2  
/2  
2 × V  
2 × V  
6 V  
2 × V  
CC  
15 pF  
15 pF  
15 pF  
15 pF  
1 MΩ  
1 MΩ  
1 MΩ  
1 MΩ  
0.15 V  
0.15 V  
0.3 V  
CC  
CC  
CC  
CC  
CC  
CC  
3 V  
1.5 V  
/2  
V
CC  
V
CC  
0.3 V  
V
I
Timing Input  
Data Input  
V
M
0 V  
t
w
t
t
su  
h
V
I
V
I
Input  
V
M
V
M
V
M
V
M
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
V
I
V
I
Output  
Control  
V
M
V
M
Input  
V
M
V
M
0 V  
V
0 V  
t
t
t
t
t
PHL  
PZL  
PLZ  
+ V  
PLH  
PHL  
Output  
Waveform 1  
V
/2  
OH  
LOAD  
V
V
V
M
Output  
M
V
V
M
S1 at V  
(see Note B)  
V
LOAD  
OL  
V
OL  
V
OL  
t
PLH  
t
t
PZH  
PHZ  
− V  
Output  
Waveform 2  
S1 at GND  
V
V
OH  
V
OH  
V
V
M
OH  
M
Output  
M
0 V  
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. includes probe and jig capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 .  
O
D. The outputs are measured one at a time, with one transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
PHL  
are the same as t  
.
dis  
PLZ  
PZL  
PLH  
PHZ  
PZH  
are the same as t  
.
en  
are the same as t .  
pd  
H. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74LVC1G332DBVRG4相关器件

型号 品牌 描述 获取价格 数据表
74LVC1G332DCKRE4 TI 单路 3 输入、1.65V 至 5.5V 或门 | DCK | 6 | -40 to 12

获取价格

74LVC1G332GF NXP Single 3-input OR gate

获取价格

74LVC1G332GF NEXPERIA Single 3-input OR gateNot for design in

获取价格

74LVC1G332GF,132 NXP 74LVC1G332 - Single 3-input OR gate SON 6-Pin

获取价格

74LVC1G332GM NXP Single 3-input OR gate

获取价格

74LVC1G332GM NEXPERIA Single 3-input OR gateProduction

获取价格