5秒后页面跳转
74LV4052DB-T PDF预览

74LV4052DB-T

更新时间: 2024-02-03 01:27:19
品牌 Logo 应用领域
飞利浦 - PHILIPS 光电二极管
页数 文件大小 规格书
16页 153K
描述
Differential Multiplexer, 1 Func, 4 Channel, CMOS, PDSO16,

74LV4052DB-T 技术参数

是否Rohs认证:符合生命周期:Transferred
包装说明:SSOP, SSOP16,.3Reach Compliance Code:unknown
风险等级:5.78Is Samacsys:N
模拟集成电路 - 其他类型:DIFFERENTIAL MULTIPLEXERJESD-30 代码:R-PDSO-G16
湿度敏感等级:1信道数量:4
功能数量:1端子数量:16
最大通态电阻 (Ron):170 Ω最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
电源:3.3 V认证状态:Not Qualified
最大信号电流:0.025 A子类别:Multiplexer or Switches
标称供电电压 (Vsup):3.3 V表面贴装:YES
最长接通时间:71 ns切换:BREAK-BEFORE-MAKE
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUALBase Number Matches:1

74LV4052DB-T 数据手册

 浏览型号74LV4052DB-T的Datasheet PDF文件第8页浏览型号74LV4052DB-T的Datasheet PDF文件第9页浏览型号74LV4052DB-T的Datasheet PDF文件第10页浏览型号74LV4052DB-T的Datasheet PDF文件第12页浏览型号74LV4052DB-T的Datasheet PDF文件第13页浏览型号74LV4052DB-T的Datasheet PDF文件第14页 
Philips Semiconductors  
Product specification  
Dual 4-channel analog multiplexer/demultiplexer  
74LV4052  
WAVEFORMS  
NOTES:  
1. V = 1.5 V at 2.7 V V 3.6 V  
M
M
CC  
V
= 0.5 × V at 2.7 V > V > 3.6 V  
CC CC  
2. V and V are the typical output voltage drop that occur with  
OL  
OH  
the output load  
3. V = V + 0.3 V at 2.7 V V 3.6 V  
x
OL  
CC  
V
X
V
Y
V
Y
= V + 0.1 × V at 2.7 V >V > 3.6 V  
OL CC CC  
= V – 0.3 V at 2.7 V V 3.6 V  
OH  
CC  
= V – 0.1 × V at 2.7 V >V > 3.6 V  
OH  
CC  
CC  
V
I
V
I
INPUTS  
GND  
INPUTS  
GND  
V
V
M
M
t
t
PZL  
PLZ  
t
t
PHL  
PLH  
V
CC  
OUTPUT  
LOW-to-OFF  
OFF-to-LOW  
V
OH  
V
M
V
V
X
V
OUTPUTS  
M
V
OL  
t
PZH  
t
PHZ  
V
OL  
V
OH  
SV01638  
V
Y
OUTPUT  
HIGH-to-OFF  
OFF-to-HIGH  
Figure 13. Input (V ) to output (V ) propagation delays.  
M
is  
os  
GND  
outputs  
disabled  
outputs  
enabled  
outputs  
enabled  
SV01640  
Figure 14. Turn-on and turn-off times  
for the inputs (S , E) to the output (V ).  
n
os  
TEST CIRCUIT  
t
W
V
I
90%  
S
90%  
1
V
cc  
2 V  
Open  
CC  
V
V
M
M
NEGATIVE  
PULSE  
V
10%  
10%  
90%  
EE  
0V  
(t )  
1kW  
V
V
O
t
t
(t )  
t
TLH  
l
THL  
TLH  
f
r
PULSE  
GENERATOR  
D.U.T.  
(t )  
r
t (t )  
THL f  
V
I
R
T
1kW  
50 pF  
C
90%  
M
L
POSITIVE  
PULSE  
V
V
M
V
10%  
EE  
10%  
t
W
0V  
Test Circuit for Outputs  
DEFINITIONS  
R = Load resistor  
L
C = Load capacitance includes jig and probe capacitance  
L
V
CC  
V
I
Test  
S
1
V
IS  
R = Termination resistance should be equal to Z  
T
of  
OUT  
pulse generators.  
< 2.7V  
V
t
t
t
t
Open  
Pulse  
CC  
PLH/ PHL  
2.7 - 3.6V 2.7V  
t
2 V  
V
EE  
t = t =6ns, when measuring f there is no constraint on  
max,  
PLZ/ PZL  
CC  
r
f
t , t with 50% duty factor.  
r
f
> 3.6 V  
V
/t  
V
EE  
V
I
CC  
PHZ PZH  
SY01738  
Figure 15. Load circuitry for switching times.  
11  
1998 Jun 23  

与74LV4052DB-T相关器件

型号 品牌 描述 获取价格 数据表
74LV4052D-Q100 NEXPERIA Dual 4-channel analog multiplexer/demultiplexer

获取价格

74LV4052D-Q100J NXP 74LV4052-Q100 - Dual 4-channel analog multiplexer/demultiplexer SOP 16-Pin

获取价格

74LV4052D-T PHILIPS Differential Multiplexer, 1 Func, 4 Channel, CMOS, PDSO16,

获取价格

74LV4052N NXP Dual 4-channel analog multiplexer/demultiplexer

获取价格

74LV4052N,112 NXP 74LV4052 - Dual 4-channel analog multiplexer/demultiplexer DIP 16-Pin

获取价格

74LV4052PW NXP Dual 4-channel analog multiplexer/demultiplexer

获取价格