5秒后页面跳转
74HCT3G04DP PDF预览

74HCT3G04DP

更新时间: 2024-01-11 05:45:33
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
12页 208K
描述
Triple inverterProduction

74HCT3G04DP 技术参数

是否Rohs认证:不符合生命周期:Transferred
包装说明:TSSOP, TSSOP8,.16Reach Compliance Code:unknown
风险等级:5.72Is Samacsys:N
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
负载电容(CL):50 pF逻辑集成电路类型:INVERTER
最大I(ol):0.004 A端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP8,.16封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
电源:5 VProp。Delay @ Nom-Sup:29 ns
认证状态:Not Qualified施密特触发器:NO
子类别:Gates标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUALBase Number Matches:1

74HCT3G04DP 数据手册

 浏览型号74HCT3G04DP的Datasheet PDF文件第3页浏览型号74HCT3G04DP的Datasheet PDF文件第4页浏览型号74HCT3G04DP的Datasheet PDF文件第5页浏览型号74HCT3G04DP的Datasheet PDF文件第7页浏览型号74HCT3G04DP的Datasheet PDF文件第8页浏览型号74HCT3G04DP的Datasheet PDF文件第9页 
Nexperia  
74HC3G04; 74HCT3G04  
Triple inverter  
Symbol Parameter  
74HCT3G04  
Conditions  
25 °C  
-40 °C to +85 °C -40 °C to +125 °C Unit  
Min Typ Max  
Min  
Max  
Min  
Max  
tpd  
propagation  
delay  
nA to nY; see Fig. 5  
VCC = 4.5 V  
[1]  
-
-
-
10  
6
18  
15  
-
-
-
-
23  
19  
-
-
-
-
29  
22  
-
ns  
ns  
pF  
tt  
transition time VCC = 4.5 V; see Fig. 5  
[2]  
[3]  
CPD  
power  
VI = GND to VCC - 1.5 V  
9
dissipation  
capacitance  
[1] tpd is the same as tPLH and tPHL  
.
[2] tt is the same as tTLH and tTHL  
.
[3] CPD is used to determine the dynamic power dissipation (PD in μW).  
PD = CPD x VCC2 x fi x N + Σ(CL x VCC2 x fo) where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in V;  
N = number of inputs switching;  
Σ(CL x VCC2 x fo) = sum of outputs.  
11.1. Waveforms and test circuit  
V
I
V
M
V
nA input  
GND  
M
t
t
PHL  
PLH  
V
OH  
90 %  
V
V
nY output  
M
M
10 %  
V
OL  
t
t
TLH  
THL  
mna722  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig. 5. The data input (nA) to output (nY) propagation delays  
Table 9. Measurement points  
Type  
Input  
VM  
Output  
VM  
74HC3G04  
0.5 × VCC  
1.3 V  
0.5 × VCC  
1.3 V  
74HCT3G04  
©
74HC_HCT3G04  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 5 — 26 November 2018  
6 / 12  
 
 
 
 

与74HCT3G04DP相关器件

型号 品牌 描述 获取价格 数据表
74HCT3G04DP-G NXP Inverter - Description: Triple Inverter; TTL Enabled ; Logic switching levels: TTL ; Numbe

获取价格

74HCT3G04DP-Q100 NXP HCT SERIES, TRIPLE 1-INPUT INVERT GATE, PDSO8, 3 MM, PLASTIC, SOT505-2, TSSOP-8

获取价格

74HCT3G04DP-Q100 NEXPERIA Triple inverterProduction

获取价格

74HCT3G04DP-Q100,125 NXP Inverter, HCT Series, 3-Func, 1-Input, CMOS, PDSO8

获取价格

74HCT3G04DP-Q100H NXP 74HC(T)3G04-Q100 - Inverter TSSOP 8-Pin

获取价格

74HCT3G04GD NXP Inverter

获取价格