5秒后页面跳转
74HCT165D/T3 PDF预览

74HCT165D/T3

更新时间: 2024-02-09 16:46:16
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
22页 131K
描述
IC HCT SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDSO16, MINI, PLASTIC, SO-16, Shift Register

74HCT165D/T3 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:MINI, PLASTIC, SO-16针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.21其他特性:CLOCK INHIBIT
计数方向:RIGHT系列:HCT
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm逻辑集成电路类型:PARALLEL IN SERIAL OUT
湿度敏感等级:1位数:8
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):51 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:17 MHzBase Number Matches:1

74HCT165D/T3 数据手册

 浏览型号74HCT165D/T3的Datasheet PDF文件第2页浏览型号74HCT165D/T3的Datasheet PDF文件第3页浏览型号74HCT165D/T3的Datasheet PDF文件第4页浏览型号74HCT165D/T3的Datasheet PDF文件第5页浏览型号74HCT165D/T3的Datasheet PDF文件第6页浏览型号74HCT165D/T3的Datasheet PDF文件第7页 
74HC165; 74HCT165  
8-bit parallel-in/serial out shift register  
Rev. 03 — 14 March 2008  
Product data sheet  
1. General description  
The 74HC165; 74HCT165 are high-speed Si-gate CMOS devices that comply with  
JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL (LSTTL).  
The 74HC165; 74HCT165 are 8-bit parallel-load or serial-in shift registers with  
complementary serial outputs (Q7 and Q7) available from the last stage. When the  
parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the  
register asynchronously.  
When PL is HIGH, data enters the register serially at the DS input and shifts one place to  
the right (Q0 Q1 Q2, etc.) with each positive-going clock transition. This feature  
allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the  
succeeding stage.  
The clock input is a gated-OR structure which allows one input to be used as an active  
LOW clock enable (CE) input. The pin assignment for the CP and CE inputs is arbitrary  
and can be reversed for layout convenience. The LOW-to-HIGH transition of input CE  
should only take place while CP HIGH for predictable operation. Either the CP or the CE  
should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data  
when PL is activated.  
2. Features  
I Asynchronous 8-bit parallel load  
I Synchronous serial input  
I Complies with JEDEC standard no. 7A  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
3. Applications  
I Parallel-to-serial data conversion  

与74HCT165D/T3相关器件

型号 品牌 获取价格 描述 数据表
74HCT165DB NXP

获取价格

8-bit parallel-in/serial-out shift register
74HCT165D-Q100 NEXPERIA

获取价格

8-bit parallel-in/serial out shift register
74HCT165D-Q100,118 NXP

获取价格

74HC(T)165-Q100 - 8-bit parallel-in/serial out shift register SOP 16-Pin
74HCT165N NXP

获取价格

8-bit parallel-in/serial-out shift register
74HCT165N,652 NXP

获取价格

74HCT165N
74HCT165PW NXP

获取价格

8-bit parallel-in/serial-out shift register
74HCT165PW NEXPERIA

获取价格

8-bit parallel-in/serial out shift registerProduction
74HCT165PW,118 NXP

获取价格

74HC(T)165 - 8-bit parallel-in/serial-out shift register TSSOP 16-Pin
74HCT165PW-Q100 NXP

获取价格

HCT SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDSO1
74HCT165PW-Q100 NEXPERIA

获取价格

8-bit parallel-in/serial out shift register