Datasheet > 存储 > FIFO> 74HC40105

74HC40105

更新时间： 2024-02-11 06:32:28

品牌	Logo	应用领域
恩智浦 - NXP		先进先出芯片
页数	文件大小	规格书
25页	203K
描述
4-bit x 16-word FIFO register

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74HC40105 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	TSSOP
包装说明：	4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16	针数：	16
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.32.00.71	风险等级：	5.27
Is Samacsys：	N	最长访问时间：	600 ns
周期时间：	71.428 ns	JESD-30 代码：	R-PDSO-G16
JESD-609代码：	e4	长度：	5 mm
内存密度：	64 bit	内存宽度：	4
湿度敏感等级：	1	功能数量：	1
端子数量：	16	字数：	16 words
字数代码：	16	工作模式：	ASYNCHRONOUS
最高工作温度：	125 °C	最低工作温度：	-40 °C
组织：	16X4	可输出：	YES
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
并行/串行：	PARALLEL	峰值回流温度（摄氏度）：	260
认证状态：	Not Qualified	座面最大高度：	1.1 mm
最大供电电压 (Vsup)：	6 V	最小供电电压 (Vsup)：	2 V
标称供电电压 (Vsup)：	4.5 V	表面贴装：	YES
技术：	CMOS	温度等级：	AUTOMOTIVE
端子面层：	NICKEL PALLADIUM GOLD	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	30	宽度：	4.4 mm
Base Number Matches：	1

74HC40105 数据手册

Philips Semiconductors

Product speciﬁcation

4-bit x 16-word FIFO register

74HC/HCT40105

different shifting rates. This feature makes it particularly

useful as a buffer between asynchronous systems. Each

word position in the register is clocked by a control flip-flop,

which stores a marker bit. A “1” signifies that the position’s

data is filled and a “0” denotes a vacancy in that position.

The control flip-flop detects the state of the preceding

flip-flop and communicates its own status to the

FEATURES

• Independent asynchronous inputs and outputs

• Expandable in either direction

• Reset capability

• Status indicators on inputs and outputs

• 3-state outputs

succeeding flip-flop. When a control flip-flop is in the “0”

state and sees a “1” in the preceding flip-flop, it generates

a clock pulse that transfers data from the preceding four

data latches into its own four data latches and resets the

preceding flip-flop to “0”. The first and last control flip-flops

have buffered outputs. Since all empty locations “bubble”

automatically to the input end, and all valid data ripples

through to the output end, the status of the first control

flip-flop (data-in ready output - DIR) indicates if the FIFO is

full, and the status of the last flip-flop (data-out ready

output - DOR) indicates if the FIFO contains data. As the

earliest data is removed from the bottom of the data stack

(output end), all data entered later will automatically ripple

toward the output.

• Output capability: standard

• I_CCcategory: MSI

GENERAL DESCRIPTION

The 74HC/HCT40105 are high-speed Si-gate CMOS

devices and are pin compatible with the “40105” of the

“4000B” series. They are specified in compliance with

JEDEC standard no. 7A.

The 74HC/HCT40105 are first-in/first-out (FIFO) “elastic”

storage registers that can store sixteen 4-bit words. The

“40105” is capable of handling input and output data at

QUICK REFERENCE DATA

GND = 0 V; T_amb= 25 °C; t_r= t_f= 6 ns

TYP.

SYMBOL

PARAMETER

propagation delay

CONDITIONS

UNIT

HCT

_PHL/ t_PLH

C_L= 15 pF; V_CC= 5 V

MR to DIR, DOR

SO to Q_n

t_PHL

propagation delay

SI to DIR

SO to DOR

f_max

C_I

maximum clock frequency

input capacitance

MHz

3.5

145

C_PD

power dissipation capacitance per package notes 1 and 2

134

Notes

1. C_PDis used to determine the dynamic power dissipation (P_Din µW):

P_D= C_PD× V_CC²× f_i+ ∑ (C_L× V_CC²× f_o) where:

f_i= input frequency in MHz.

f_o= output frequency in MHz.

∑ (C_L× V_CC²× f_o) = sum of outputs

C_L= output load capacitance in pF

V_CC= supply voltage in V

2. For HC the condition is V_I= GND to V_CC

For HCT the condition is V_I= GND to V_CC− 1.5

1998 Jan 23

123 4 5 6 7...25

中文翻译

下载PDF

与74HC40105相关器件

型号	品牌	描述	获取价格	数据表
74HC40105D	NXP	4-bit x 16-word FIFO register	获取价格
74HC40105D,652	NXP	74HC(T)40105 - 4-bit x 16-word FIFO register SOP 16-Pin	获取价格
74HC40105D,653	NXP	74HC(T)40105 - 4-bit x 16-word FIFO register SOP 16-Pin	获取价格
74HC40105DB	NXP	4-bit x 16-word FIFO register	获取价格
74HC40105DB,118	NXP	74HC(T)40105 - 4-bit x 16-word FIFO register SSOP1 16-Pin	获取价格
74HC40105DB-T	NXP	IC 16 X 4 OTHER FIFO, 600 ns, PDSO16, 5.30 MM, PLASTIC, MO-150AC, SOT-338-1, SSOP-16, FIFO	获取价格

与74HC40105相关文章

平面型VDMOS与超结型VDMOS的雪崩耐量差异及选择指南
2024-06-04

2
快速解读数据手册：HT7533引脚图说明、参数分析、技术特点
2024-06-04

2
一文带你了解TMS320F28335引脚图说明、封装形式、参数详情
2024-06-04

3
89C51单片机技术资料解析：参数详情、引脚说明
2024-06-04

2

产品中心

服务支持

精选活动

关于我们

帮助中心

74HC40105

74HC40105 技术参数

74HC40105 数据手册

与74HC40105相关器件

与74HC40105相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74HC40105

74HC40105 技术参数

74HC40105 数据手册

与74HC40105相关器件

与74HC40105相关文章

您还可以找

您在本页遇到什么问题？