Datasheet > 74FCT823ATQG8

74FCT823ATQG8

更新时间： 2024-01-24 19:03:59

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
7页	516K
描述
QSOP-24, Reel

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74FCT823ATQG8 数据手册

IDT74FCT823AT/CT

HIGH-PERFORMANCECMOSBUSINTERFACEREGISTER

INDUSTRIALTEMPERATURERANGE

ABSOLUTEMAXIMUMRATINGS⁽¹⁾

PINCONFIGURATION

Symbol

Description

Max

Unit

(2)

VTERM

Terminal Voltage with Respect to GND

–0.5 to +7

VCC

(3)

VTERM

Terminal Voltage with Respect to GND –0.5 to VCC+0.5

TSTG

IOUT

Storage Temperature

DC Output Current

–65 to +150

–60 to +120

° C

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause

permanent damage to the device. This is a stress rating only and functional operation

of the device at these or any other conditions above those indicated in the operational

sections of this specification is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect reliability. No terminal voltage may exceed

Vcc by +0.5V unless otherwise noted.

2. Inputs and Vcc terminals only.

3. Output and I/O terminals only.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol

Parameter⁽¹⁾

Input Capacitance

Output Capacitance

Conditions

Typ.

Max. Unit

CIN

VIN = 0V

CLR

COUT

VOUT = 0V

GND

NOTE:

1. This parameter is measured at characterization but not tested.

SOIC/ QSOP

TOP VIEW

PINDESCRIPTION

FUNCTIONTABLE⁽¹⁾

Internal/

Pin Names

I/O

Description

Inputs

Outputs

D Flip-Flop Data Inputs

CLR

↑

Function

CLR

When the clear input is LOW and OE is LOW, the

Qx outputs are LOW. When the clear input is HIGH,

data can be entered into the register.

HighZ

Clock Pulse for the Register; enters data into the

Clear

Hold

Load

N C

Clock Enable. When the clock enable is LOW, data

on the Dx output is transferred to the Qx output on the

LOW-to-HIGH transition. When the clock enable is

HIGH, the Qx outputs do not change state, regardless

of the data or clock input transitions.

↑

Output Control. When the OE is HIGH, the Yx

outputs are in the high-impedance state. When the

OE is LOW, the TRUE register data is present at the

Yx outputs.

NOTE:

1. H = HIGH Voltage Level

X = Don’t Care

L = LOW Voltage Level

NC = No Change

↑ = LOW-to-HIGH Transition

Z = High Impedance

123 4 5 6 7

下载PDF

与74FCT823ATQG8相关器件

型号	品牌	描述	获取价格	数据表
74FCT823ATSO	IDT	Bus Driver, FCT Series, 1-Func, 9-Bit, True Output, CMOS, PDSO24, SOIC-24	获取价格
74FCT823ATSOG	ROCHESTER	FCT SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, SOIC-24	获取价格
74FCT823BPC	ETC	9-Bit D-Type Flip-Flop	获取价格
74FCT823BPQ	IDT	Jbar-Kbar Flip-Flop, 9-Func, Positive Edge Triggered, CMOS, PDIP24	获取价格
74FCT823BSCX	ETC	9-Bit D-Type Flip-Flop	获取价格
74FCT823BSPC	ROCHESTER	FCT SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDIP24, 0.300 INCH, SLIM, PLASTIC, DIP-24	获取价格