5秒后页面跳转
74FCT16646TPVCG4 PDF预览

74FCT16646TPVCG4

更新时间: 2024-02-15 06:02:31
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
15页 315K
描述
16-Bit Registered Transceivers

74FCT16646TPVCG4 数据手册

 浏览型号74FCT16646TPVCG4的Datasheet PDF文件第2页浏览型号74FCT16646TPVCG4的Datasheet PDF文件第3页浏览型号74FCT16646TPVCG4的Datasheet PDF文件第4页浏览型号74FCT16646TPVCG4的Datasheet PDF文件第5页浏览型号74FCT16646TPVCG4的Datasheet PDF文件第6页浏览型号74FCT16646TPVCG4的Datasheet PDF文件第7页 
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT16646T  
CY74FCT162646T  
SCCS060B - August 1994 - Revised September 2001  
16-Bit Registered Transceivers  
Features  
Functional Description  
• Ioff supports partial-power-down mode operation  
• Edge-rate control circuitry for significantly improved  
noise characteristics  
• Typical output skew < 250 ps  
• ESD > 2000V  
• TSSOP (19.6-mil pitch) and SSOP (25-mil pitch)  
packages  
The CY74FCT16646T and CY74FCT162646T 16-bit  
transceivers are three-state, D-type registers, and control  
circuitry arranged for multiplexed transmission of data directly  
from the input bus or from the internal registers. Data on the A  
or B bus will be clocked into the registers as the appropriate  
clock pin goes to a HIGH logic level. Output Enable (OE) and  
direction pins (DIR) are provided to control the transceiver  
function. In the transceiver mode, data present at the high  
impedance port may be stored in either the A or B register, or  
in both. The select controls can multiplex stored and real-time  
(transparent mode) data. The direction control determines  
which bus will receive data when the Output Enable (OE) is  
Active LOW. In the isolation mode (Output Enable (OE) HIGH),  
A data may be stored in the B register and/or B data may be  
stored in the A register.  
• Industrial temperature range of 40˚C to +85˚C  
• VCC = 5V ± 10%  
CY74FCT16646T Features:  
• 64 mA sink current, 32 mA source current  
• Typical VOLP (ground bounce) <1.0V at VCC = 5V,  
TA = 25˚C  
This device is fully specified for partial-power-down  
applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device  
when it is powered down.  
CY74FCT162646T Features:  
• Balanced 24 mA output drivers  
• Reduced system switching noise  
• Typical VOLP (ground bounce) <0.6V at VCC = 5V,  
TA= 25˚C  
The CY74FCT16646T is ideally suited for driving  
high-capacitance loads and low-impedance backplanes.  
The CY74FCT162646T has 24-mA balanced output drivers  
with current limiting resistors in the outputs. This reduces the  
need for external terminating resistors and provides for  
minimal undershoot and reduced ground bounce. The  
CY74FCT162646T is ideal for driving transmission lines.  
Logic Block Diagrams  
OE  
2
OE  
1
DIR  
2
DIR  
CLKBA  
SBA  
CLKAB  
1
CLKBA  
2
1
SBA  
CLKAB  
2
1
2
1
SAB  
2
SAB  
1
B REG  
D
B REG  
D
C
C
A
2 1  
A REG  
D
B
2
1
A REG  
D
B
1
1
A
1 1  
C
C
FCT16646-2  
TO 7 OTHER CHANNELS  
FCT16646-1  
TO 7 OTHER CHANNELS  
Copyright © 2001, Texas Instruments Incorporated  

74FCT16646TPVCG4 替代型号

型号 品牌 替代类型 描述 数据表
CY74FCT16646CTPVCT TI

功能相似

16-Bit Registered Transceivers
74FCT16646ATPVCG4 TI

功能相似

16-Bit Registered Transceivers

与74FCT16646TPVCG4相关器件

型号 品牌 获取价格 描述 数据表
74FCT16646TPVCTG4 TI

获取价格

16-Bit Registered Transceivers
74FCT16652ATPVCG4 TI

获取价格

16-Bit Registered Transceivers
74FCT16652ATPVCTG4 TI

获取价格

16-Bit Registered Transceivers
74FCT16652CTPVCG4 TI

获取价格

16-Bit Registered Transceivers
74FCT16652CTPVCTG4 TI

获取价格

16-Bit Registered Transceivers
74FCT16823CTPACTG4 TI

获取价格

18-Bit D-Type Flip-Flops with 3-State Outputs 56-TSSOP -40 to 85
74FCT16823CTPVCG4 TI

获取价格

18-Bit Registers
74FCT16823CTPVCTG4 TI

获取价格

18-Bit Registers
74FCT16827ATPVCTG4 TI

获取价格

FCT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, 0.635 MM PITCH, GREEN, PL
74FCT16827CTPACTG4 TI

获取价格

FCT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 0.240 INCH, 0.50 MM PITCH, GREEN, PLA