5秒后页面跳转
74F174SC PDF预览

74F174SC

更新时间: 2024-01-22 12:24:52
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
10页 410K
描述
F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.150 INCH, SOIC-16

74F174SC 技术参数

生命周期:Obsolete包装说明:0.150 INCH, SOIC-16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.3Is Samacsys:N
系列:F/FASTJESD-30 代码:R-PDSO-G16
长度:9.9 mm逻辑集成电路类型:D FLIP-FLOP
位数:6功能数量:1
端子数量:16最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):11 ns
座面最大高度:1.753 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:3.9 mm
最小 fmax:80 MHzBase Number Matches:1

74F174SC 数据手册

 浏览型号74F174SC的Datasheet PDF文件第1页浏览型号74F174SC的Datasheet PDF文件第2页浏览型号74F174SC的Datasheet PDF文件第4页浏览型号74F174SC的Datasheet PDF文件第5页浏览型号74F174SC的Datasheet PDF文件第6页浏览型号74F174SC的Datasheet PDF文件第7页 
Unit Loading/Fan Out  
54F/74F  
Pin Names  
Description  
U.L.  
Input I /I  
IH IL  
Output I /I  
HIGH/LOW  
OH OL  
b
20 mA/ 0.6 mA  
b
20 mA/ 0.6 mA  
b
20 mA/ 0.6 mA  
D D  
0
Data Inputs  
1.0/1.0  
1.0/1.0  
1.0/1.0  
50/33.3  
5
CP  
Clock Pulse Input (Active Rising Edge)  
Master Reset Input (Active LOW)  
Outputs  
MR  
b
Q Q  
0
1 mA/20 mA  
5
Functional Description  
Truth Table  
The ’F174 consists of six edge-triggered D flip-flops with  
individual D inputs and Q outputs. The Clock (CP) and Mas-  
ter Reset (MR) are common to all flip-flops. Each D input’s  
state is transferred to the corresponding flip-flop’s output  
following the LOW-to-HIGH Clock (CP) transition. A LOW  
input to the Master Reset (MR) will force all outputs LOW  
independent of Clock or Data inputs. The ’F174 is useful for  
applications where the true output only is required and the  
Clock and Master Reset are common to all storage ele-  
ments.  
Inputs  
Outputs  
MR  
CP  
D
Q
n
n
L
H
H
X
X
L
L
L
H
L
H
e
e
e
H
L
HIGH Voltage Level  
LOW Voltage Level  
Immaterial  
X
e
L
LOW-to-HIGH Clock Transition  
Logic Diagram  
TL/F/9489–4  
Please note that this diagram is provided only for thnding of logic operans and should not be used to estimate propagation delays.  
2

与74F174SC相关器件

型号 品牌 描述 获取价格 数据表
74F174SCQR FAIRCHILD D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, TTL, PDSO

获取价格

74F174SCX TI F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.150 INCH, SOIC-

获取价格

74F174SCX_NL FAIRCHILD D Flip-Flop, F/FAST Series, 6-Func, Positive Edge Triggered, 1-Bit, True Output, TTL, PDSO

获取价格

74F174SDCQR FAIRCHILD D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, TTL, CDIP

获取价格

74F174SJ FAIRCHILD Hex D-Type Flip-Flop with Master Reset

获取价格

74F174SJ NSC Hex D Flip-Flop with Master Reset

获取价格