Datasheet > 74AUP1G09GW-Q100

74AUP1G09GW-Q100

更新时间： 2024-01-30 02:02:04

品牌	Logo	应用领域
安世 - NEXPERIA		逻辑集成电路
页数	文件大小	规格书
12页	211K
描述
Low-power 2-input AND gate with open-drainProduction

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G09GW-Q100 技术参数

是否Rohs认证：	符合	生命周期：	Active
Reach Compliance Code：	unknown	风险等级：	5.59
JESD-609代码：	e3	逻辑集成电路类型：	AND GATE
湿度敏感等级：	1	端子面层：	Tin (Sn)
Base Number Matches：	1

74AUP1G09GW-Q100 数据手册

74AUP1G09-Q100

Low-power 2-input AND gate with open-drain

Rev. 4.1 — 11 July 2023

Product data sheet

1. General description

The 74AUP1G09-Q100 is a single 2-input AND gate with open-drain output. Schmitt-trigger action

at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very

low static and dynamic power consumption across the entire V_CCrange from 0.8 V to 3.6 V. This

device is fully specified for partial power down applications using I_OFF. The I_OFFcircuitry disables

the output, preventing the potentially damaging backflow current through the device when it is

powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100

(Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

•

Automotive product qualification in accordance with AEC-Q100 (Grade 1)

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

•

Wide supply voltage range from 0.8 V to 3.6 V

CMOS low power dissipation

High noise immunity

Overvoltage tolerant inputs to 3.6 V

Low static power consumption; I_CC= 0.9 μA (maximum)

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

•

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V

CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range Name

Description

Version

74AUP1G09GW-Q100

-40 °C to +125 °C

TSSOP5

plastic thin shrink small outline package; 5 leads; SOT353-1

body width 1.25 mm

12 3 4 5 6 7...12

中文翻译

下载PDF

与74AUP1G09GW-Q100相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G09GX	NEXPERIA	Low-power 2-input AND gate with open-drainProduction	获取价格
74AUP1G09SE-7	DIODES	SINGLE 2 INPUT POSITIVE AND GATE WITH OPEN DRAIN OUTPUT	获取价格
74AUP1G11	NXP	Low-power 3-input AND gate	获取价格
74AUP1G11GF	NXP	Low-power 3-input AND gate	获取价格
74AUP1G11GM	NXP	Low-power 3-input AND gate	获取价格
74AUP1G11GM	NEXPERIA	Low-power 3-input AND gateProduction	获取价格