5秒后页面跳转
74ALVT16823DGG,112 PDF预览

74ALVT16823DGG,112

更新时间: 2024-09-25 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 驱动信息通信管理光电二极管逻辑集成电路触发器
页数 文件大小 规格书
20页 101K
描述
74ALVT16823 - 18-bit bus-interface D-type flip-flop with reset and enable; 3-state TSSOP 56-Pin

74ALVT16823DGG,112 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:6.10 MM, PLASTIC, SOT-364-1, TSSOP2-56
针数:56Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.25
Is Samacsys:N其他特性:USER SELECTABLE 3.3V VCC
系列:ALVTJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:14.15 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大频率@ Nom-Sup:250000000 Hz最大I(ol):0.064 A
湿度敏感等级:1位数:9
功能数量:2端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:3.1 ns传播延迟(tpd):5.2 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:FF/Latches最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:6.25 mm
Base Number Matches:1

74ALVT16823DGG,112 数据手册

 浏览型号74ALVT16823DGG,112的Datasheet PDF文件第2页浏览型号74ALVT16823DGG,112的Datasheet PDF文件第3页浏览型号74ALVT16823DGG,112的Datasheet PDF文件第4页浏览型号74ALVT16823DGG,112的Datasheet PDF文件第5页浏览型号74ALVT16823DGG,112的Datasheet PDF文件第6页浏览型号74ALVT16823DGG,112的Datasheet PDF文件第7页 
74ALVT16823  
18-bit bus-interface D-type flip-flop with reset and enable;  
3-state  
Rev. 04 — 2 August 2005  
Product data sheet  
1. General description  
The 74ALVT16823 18-bit bus interface register is designed to eliminate the extra  
packages required to buffer existing registers and provide extra data width for wider  
data/address paths of buses carrying parity.  
The 74ALVT16823 has two 9-bit wide buffered registers with clock enable (pin nCE) and  
master reset (pin nMR) which are ideal for parity bus interfacing in high microprogrammed  
systems.  
The registers are fully edge-triggered. The state of each D input, one set-up time before  
the LOW-to-HIGH clock transition is transferred to the corresponding Q output of the  
flip-flop.  
It is designed for VCC operation from 2.5 V to 3.0 V with I/O compatibility to 5 V.  
2. Features  
Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops  
5 V I/O compatible  
Ideal where high speed, light loading, or increased fan-in are required with MOS  
microprocessors  
Bus hold data inputs eliminate the need for external pull-up resistors to hold unused  
inputs  
Live insertion and extraction permitted  
Power-up 3-state  
Power-up reset  
No bus current loading when output is tied to 5 V bus  
Output capability: +64 mA to 32 mA  
Latch-up protection:  
JESD78: exceeds 500 mA  
ESD protection:  
MIL STD 883, method 3015: exceeds 2000 V  
Machine Model: exceeds 200 V  
 
 

与74ALVT16823DGG,112相关器件

型号 品牌 获取价格 描述 数据表
74ALVT16823DGG,118 NXP

获取价格

74ALVT16823 - 18-bit bus-interface D-type flip-flop with reset and enable; 3-state TSSOP 5
74ALVT16823DGG-T ETC

获取价格

18-Bit D-Type Flip-Flop
74ALVT16823DGGY NXP

获取价格

74ALVT16823 - 18-bit bus-interface D-type flip-flop with reset and enable; 3-state TSSOP 5
74ALVT16823DL NXP

获取价格

18-bit bus-interface D-type flip-flop with reset and enable 3-State
74ALVT16823DL,112 NXP

获取价格

74ALVT16823 - 18-bit bus-interface D-type flip-flop with reset and enable; 3-state SSOP 56
74ALVT16823DL,512 NXP

获取价格

74ALVT16823 - 18-bit bus-interface D-type flip-flop with reset and enable; 3-state SSOP 56
74ALVT16823DL,518 NXP

获取价格

74ALVT16823 - 18-bit bus-interface D-type flip-flop with reset and enable; 3-state SSOP 56
74ALVT16823DL-T ETC

获取价格

18-Bit D-Type Flip-Flop
74ALVT16827 NXP

获取价格

2.5V/3.3V ALVT 20-bit buffer/line driver, non-inverting 3-State
74ALVT16827DGG NXP

获取价格

2.5V/3.3V ALVT 20-bit buffer/line driver, non-inverting 3-State