74ACT11286

更新时间： 2024-11-20 23:00:15

品牌	Logo	应用领域
德州仪器 - TI		总线驱动器
页数	文件大小	规格书
6页	101K
描述
9-BIT PARITY GENERATOR/CHECKER WITH BUS DRIVER PARITY I/O PORTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ACT11286 数据手册

74ACT11286

9-BIT PARITY GENERATOR/CHECKER

WITH BUS DRIVER PARITY I/O PORTS

SCAS069B – AUGUST 1988 – REVISED APRIL 1996

D OR N PACKAGE

(TOP VIEW)

Inputs Are TTL-Voltage Compatible

Generates Either Odd or Even Parity for

Nine Data Lines

Cascadable for n-Bits Parity

Center-Pin V

Minimize High-Speed Switching Noise

and GND Configurations

PARITY I/O

GND

PARITY ERROR

EPIC (Enhanced-Performance Implanted

CMOS) 1- m Process

XMIT

500-mA Typical Latch-Up Immunity at

125°C

Package Options Include Plastic

Small-Outline (D) Packages and Standard

Plastic 300-mil DIPs (N)

description

The 74ACT11286 universal 9-bit parity generator/checker features a local output for parity checking and a

bus-driving parity I/O port for parity generation/checking. The word-length capability is easily expanded by

cascading.

The XMITcontrolinputisimplementedspecificallytoaccommodatecascading. WhentheXMITislow, theparity

tree is disabled and the PARITY ERROR output remains at a high logic level, regardless of the input levels.

When XMIT is high, the parity tree is enabled. PARITY ERROR indicates a parity error when either an even

number of inputs (A through I) are high and PARITY I/O is forced to a low logic level, or when an odd number

of inputs are high and PARITY I/O is forced to a high logic level.

The I/O control circuitry is designed so that the I/O port remains in the high-impedance state during power up

or power down, to prevent bus glitches.

The 74ACT11286 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

NUMBER OF INPUTS

(A–I ) THAT

PARITY

ERROR

OUTPUT

XMIT

INPUT

PARITY

I/O

ARE HIGH

0, 2, 4, 6, 8

1, 3, 5, 7, 9

0, 2, 4, 6, 8

1, 3, 5, 7, 9

h = high input level, H = high output level, I = low input level,

L = low output level

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6

中文翻译

下载PDF

与74ACT11286相关器件

型号	品牌	获取价格	描述	数据表
74ACT11286D	TI	获取价格	9-BIT PARITY GENERATOR/CHECKER WITH BUS DRIVER PARITY I/O PORTS
74ACT11286D	NXP	获取价格	9-bit odd/even parity generator/checker with bus drive l/O port
74ACT11286D	PHILIPS	获取价格	Parity Generator/Checker, CMOS, PDSO14
74ACT11286D	YAGEO	获取价格	Parity Generator/Checker, ACT Series, 9-Bit, True Output, CMOS, PDSO14
74ACT11286DG4	TI	获取价格	ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, MS-012AB,
74ACT11286DR	ETC	获取价格	Parity Generator/Checker
74ACT11286DRE4	TI	获取价格	ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, MS-012AB,
74ACT11286DRG4	TI	获取价格	ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, MS-012AB,
74ACT11286D-T	PHILIPS	获取价格	Parity Generator/Checker, CMOS, PDSO14
74ACT11286D-T	YAGEO	获取价格	Parity Generator/Checker, ACT Series, 9-Bit, True Output, CMOS, PDSO14

与74ACT11286相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

74ACT11286

74ACT11286 数据手册

与74ACT11286相关器件

与74ACT11286相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ACT11286

74ACT11286 数据手册

与74ACT11286相关器件

与74ACT11286相关文章

您还可以找

您在本页遇到什么问题？