5秒后页面跳转
74ABT540DB,118 PDF预览

74ABT540DB,118

更新时间: 2024-01-01 21:56:07
品牌 Logo 应用领域
恩智浦 - NXP 驱动信息通信管理光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
10页 105K
描述
74ABT540 - Octal buffer, inverting (3-State) SSOP2 20-Pin

74ABT540DB,118 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SSOP2包装说明:SSOP, SSOP20,.3
针数:20Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.66
其他特性:WITH DUAL OUTPUT ENABLE控制类型:ENABLE LOW
系列:ABTJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:7.2 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.064 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):30 mAProp。Delay @ Nom-Sup:4.8 ns
传播延迟(tpd):4.8 ns认证状态:Not Qualified
座面最大高度:2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.3 mm
Base Number Matches:1

74ABT540DB,118 数据手册

 浏览型号74ABT540DB,118的Datasheet PDF文件第1页浏览型号74ABT540DB,118的Datasheet PDF文件第2页浏览型号74ABT540DB,118的Datasheet PDF文件第3页浏览型号74ABT540DB,118的Datasheet PDF文件第5页浏览型号74ABT540DB,118的Datasheet PDF文件第6页浏览型号74ABT540DB,118的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
Octal buffer, inverting (3-State)  
74ABT540  
RECOMMENDED OPERATING CONDITIONS  
SYMBOL  
PARAMETER  
LIMITS  
UNIT  
Min  
4.5  
0
Max  
V
DC supply voltage  
5.5  
V
V
CC  
V
Input voltage  
V
CC  
I
V
High-level input voltage  
Low-level Input voltage  
High-level output current  
Low-level output current  
Input transition rise or fall rate  
2.0  
V
IH  
V
0.8  
–32  
64  
V
IL  
I
mA  
mA  
ns/V  
°C  
OH  
I
OL  
t/v  
0
10  
T
amb  
Operating free-air temperature range  
–40  
+85  
DC ELECTRICAL CHARACTERISTICS  
LIMITS  
T
= –40°C  
to +85°C  
amb  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
T
amb  
= +25°C  
UNIT  
Min  
Typ  
Max  
Min  
Max  
V
Input clamp voltage  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 4.5V; I = –18mA  
–0.9  
2.9  
–1.2  
–1.2  
V
V
IK  
IK  
= 4.5V; I = –3mA; V = V or V  
2.5  
3.0  
2.0  
2.5  
3.0  
2.0  
OH  
I
IL  
IH  
IH  
V
OH  
High-level output voltage  
= 5.0V; I = –3mA; V = V or V  
3.4  
V
OH  
I
IL  
= 4.5V; I = –32mA; V = V or V  
IH  
2.4  
V
OH  
I
IL  
V
OL  
Low-level output voltage  
Input leakage current  
= 4.5V; I = 64mA; V = V or V  
IH  
0.42  
±0.01  
±5.0  
0.55  
±1.0  
±100  
0.55  
±1.0  
±100  
V
OL  
I
IL  
I
= 5.5V; V = GND or 5.5V  
µA  
µA  
I
I
I
Power-off leakage current  
= 0.0V; V or V 4.5V  
I O  
OFF  
Power-up/down 3-State  
output current  
V
V
= 2.1V; V = 0.5V; V = GND or V  
= Don’t care  
;
CC  
OE  
O
I
CC  
CC  
I
/I  
±5.0  
±50  
±50  
µA  
PU PD  
3
I
I
3-State output High current  
3-State output Low current  
Output High leakage current  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 5.5V; V = 2.7V; V = V or V  
5.0  
–5.0  
5.0  
50  
–50  
50  
50  
–50  
50  
µA  
µA  
OZH  
O
I
IL  
IH  
IH  
I
= 5.5V; V = 0.5V; V = V or V  
O I IL  
OZL  
= 5.5V; V = 5.5V; V = GND or V  
mA  
mA  
µA  
CEX  
O
I
1
I
Output current  
= 5.5V; V = 2.5V  
–50  
–100  
50  
–180  
250  
30  
–50  
–180  
250  
30  
O
O
I
= 5.5V; Outputs High, V = GND or V  
CCH  
I
CC  
I
Quiescent supply current  
= 5.5V; Outputs Low, V = GND or V  
24  
mA  
CCL  
I
CC  
= 5.5V; Outputs 3-State;  
I
50  
0.5  
0.5  
0.5  
250  
1.5  
50  
250  
1.5  
50  
µA  
mA  
µA  
CCZ  
V = GND or V  
I
CC  
Outputs enabled, one input at 3.4V, other  
inputs at V or GND; V = 5.5V  
CC  
CC  
Additional supply current per Outputs 3-State, one data input at 3.4V,  
I  
CC  
2
input pin  
other inputs at V or GND; V = 5.5V  
CC CC  
Outputs 3-State, one enable input at 3.4V,  
other inputs at V or GND; V = 5.5V  
1.5  
1.5  
mA  
CC  
CC  
NOTES:  
1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.  
2. This is the increase in supply current for each input at 3.4V.  
3. This parameter is valid for any V between 0V and 2.1V, with a transition time of up to 10msec. From V = 2.1V to V = 5V ± 10% a  
CC  
CC  
CC  
transition time of up to 100µsec is permitted.  
4
1998 Jan 16  

与74ABT540DB,118相关器件

型号 品牌 描述 获取价格 数据表
74ABT540DB-T ETC 8-Bit Inverting Buffer/Driver

获取价格

74ABT540D-T ETC 8-Bit Inverting Buffer/Driver

获取价格

74ABT540N NXP Octal buffer, inverting 3-State

获取价格

74ABT540N,602 NXP 74ABT540 - Octal buffer, inverting (3-State) DIP 20-Pin

获取价格

74ABT540PW NXP Octal buffer, inverting 3-State

获取价格

74ABT540PW,112 NXP 74ABT540 - Octal buffer, inverting (3-State) TSSOP2 20-Pin

获取价格