5秒后页面跳转
74ABT3284VJG PDF预览

74ABT3284VJG

更新时间: 2024-02-09 20:28:35
品牌 Logo 应用领域
美国国家半导体 - NSC 解复用器逻辑集成电路信息通信管理
页数 文件大小 规格书
12页 163K
描述
18-Bit Synchronous Datapath Multiplexer

74ABT3284VJG 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP, QFP100,.63SQ,20针数:100
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.92其他特性:18 BIT 2:1 OR 9 BIT 4:1 MULTIPLEXED CONFIGURATIONS
系列:ABTJESD-30 代码:S-PQFP-G100
JESD-609代码:e0长度:14 mm
负载电容(CL):50 pF逻辑集成电路类型:MULTIPLEXER
功能数量:1输入次数:1
输出次数:1端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP100,.63SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):140 mA
传播延迟(tpd):8.5 ns认证状态:Not Qualified
座面最大高度:1.6 mm子类别:Other Logic ICs
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

74ABT3284VJG 数据手册

 浏览型号74ABT3284VJG的Datasheet PDF文件第2页浏览型号74ABT3284VJG的Datasheet PDF文件第3页浏览型号74ABT3284VJG的Datasheet PDF文件第4页浏览型号74ABT3284VJG的Datasheet PDF文件第5页浏览型号74ABT3284VJG的Datasheet PDF文件第6页浏览型号74ABT3284VJG的Datasheet PDF文件第7页 
October 1995  
74ABT3284  
18-Bit Synchronous Datapath Multiplexer  
Y
18-bit 2:1 or 9-bit 4:1 multiplexed modes  
General Description  
Y
Y
Registered or transparent datapath operation  
The 74ABT3284 is a synchronous datapath buffer designed  
to transmit four 9-bit bytes of data onto one or two 9-bit  
bytes in 2:1 or 4:1 multiplexed configurations. In addition,  
the non-inverting transceiver supports bidirectional data  
transfer in transparent or registered modes. A data byte  
from any one of the six ports can be stored during transpar-  
ent operation for later recall. Data input to any port may also  
be read back to itself for byte manipulation or system self-di-  
agnostic purposes.  
Output enables and select lines have the option of be-  
ing synchronized for pipelined operation  
Y
Independent input, output register and control synchro-  
nizing clocks insure maximum timing flexibility  
Independent control signals insure functional flexibility  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Y
Y
Y
Y
Guaranteed latchup protection  
High impedance glitch free bus loading during entire  
power up and power down cycle  
The 74ABT3284 is useful for interleaving data in memory  
applications or for use in bus-to-bus communications where  
variations in data word length or construction are required.  
Y
Non-destructive hot insertion capability  
Features  
Y
Advanced BiCMOS technology provides high speed at  
low power consumption  
Commercial  
Package Number  
Package Description  
74ABT3284VJG  
VJG100A  
100-Lead (14mm x 14mm) Molded Plastic Quad Flatpak, JEDEC  
Connection Diagram  
Pin Assignment  
Pin  
Pin  
Pin  
Pin  
1
2
Mode SO  
Ð
CP AX  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
V
A
A
A
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
CP IN  
Ð
OEB  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
V
CC  
CC  
D
8
D
7
D
6
8
Ð
3
OEC  
LDBI  
LDBO  
7
4
LDCI  
LDCO  
6
5
GND  
Mode  
Ð
YSEL  
W
GND  
6
SA X  
2
A
5
A
4
A
3
A
2
D
5
D
4
D
3
D
2
1
7
SA X  
2
OEY  
0
8
X
X
Y
Y
0
8
9
1
7
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
GND  
GND  
GND  
GND  
X
2
X
3
X
4
X
5
X
6
A
A
V
B
B
Y
6
Y
5
Y
4
Y
3
Y
2
D
D
1
1
0
0
V
CC  
CC  
0
C
C
0
1
1
GND  
GND  
GND  
GND  
TL/F/11582–1  
X
X
B
2
B
3
B
4
B
5
Y
Y
C
2
C
3
C
4
C
5
7
1
8
0
OEX  
LDDO  
LDDI  
XSEL  
XSEL  
0
GND  
ASEL1  
ASEL0  
OED  
GND  
1
LDAO  
LDAI  
OEA  
B
B
B
V
C
C
C
6
6
7
7
CP XA  
Ð
Mode SC  
8
8
V
CC  
V
CC  
CC  
Ð
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/11582  
RRD-B30M125/Printed in U. S. A.  

与74ABT3284VJG相关器件

型号 品牌 描述 获取价格 数据表
74ABT32D NXP Quad 2-input OR gate

获取价格

74ABT32D NEXPERIA Quad 2-input OR gateProduction

获取价格

74ABT32D,112 NXP 74ABT32 - Quad 2-input OR gate SOIC 14-Pin

获取价格

74ABT32D,118 NXP 74ABT32 - Quad 2-input OR gate SOIC 14-Pin

获取价格

74ABT32DB NXP Quad 2-input OR gate

获取价格

74ABT32DB-T ETC Quad 2-input OR Gate

获取价格