5秒后页面跳转
74ABT16373ADGGRE4 PDF预览

74ABT16373ADGGRE4

更新时间: 2024-01-15 17:39:16
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
11页 195K
描述
16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

74ABT16373ADGGRE4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP48,.3,20针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:5.34其他特性:TYP VOLP < 0.8V @ VCC = 5V, TA = 25 DEG C
控制类型:ENABLE LOW/HIGH计数方向:UNIDIRECTIONAL
系列:ABTJESD-30 代码:R-PDSO-G48
JESD-609代码:e4长度:12.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.064 A湿度敏感等级:1
位数:8功能数量:2
端口数量:2端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP48,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):85 mAProp。Delay @ Nom-Sup:6.3 ns
传播延迟(tpd):6.1 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceiver
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:6.1 mmBase Number Matches:1

74ABT16373ADGGRE4 数据手册

 浏览型号74ABT16373ADGGRE4的Datasheet PDF文件第3页浏览型号74ABT16373ADGGRE4的Datasheet PDF文件第4页浏览型号74ABT16373ADGGRE4的Datasheet PDF文件第5页浏览型号74ABT16373ADGGRE4的Datasheet PDF文件第7页浏览型号74ABT16373ADGGRE4的Datasheet PDF文件第8页浏览型号74ABT16373ADGGRE4的Datasheet PDF文件第9页 
SN54ABT16373A, SN74ABT16373A  
16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCBS160C – DECEMBER 1992 – REVISED MAY 1997  
PARAMETER MEASUREMENT INFORMATION  
7 V  
Open  
TEST  
/t  
S1  
S1  
500 Ω  
From Output  
Under Test  
t
Open  
7 V  
PLH PHL  
GND  
t
/t  
PLZ PZL  
C
= 50 pF  
t
/t  
Open  
L
PHZ PZH  
500 Ω  
(see Note A)  
3 V  
0 V  
LOAD CIRCUIT  
Timing Input  
Data Input  
1.5 V  
t
w
t
t
h
su  
3 V  
0 V  
3 V  
0 V  
Input  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
3 V  
0 V  
3 V  
0 V  
Output  
Control  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
Input  
t
PZL  
t
t
t
PHL  
PLH  
PHL  
t
PLZ  
Output  
Waveform 1  
S1 at 7 V  
3.5 V  
V
V
OH  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
Output  
V
V
+ 0.3 V  
OL  
V
OL  
OL  
(see Note B)  
t
PHZ  
t
PLH  
t
PZH  
Output  
Waveform 2  
S1 at Open  
(see Note B)  
V
OH  
V
V
OH  
– 0.3 V  
OH  
1.5 V  
1.5 V  
Output  
0 V  
OL  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. includes probe and jig capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t 2.5 ns, t 2.5 ns.  
O
r
f
D. The outputs are measured one at a time with one transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74ABT16373ADGGRE4相关器件

型号 品牌 描述 获取价格 数据表
74ABT16373ADGGRG4 TI 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

74ABT16373B NXP 16-bit transparent latch 3-State

获取价格

74ABT16373BDGG NXP 16-bit transparent latch 3-State

获取价格

74ABT16373BDGG,112 NXP 74ABT16373B - 16-bit transparent latch (3-State) TSSOP 48-Pin

获取价格

74ABT16373BDGG,512 NXP 74ABT16373B - 16-bit transparent latch (3-State) TSSOP 48-Pin

获取价格

74ABT16373BDGG,518 NXP 74ABT16373B - 16-bit transparent latch (3-State) TSSOP 48-Pin

获取价格