5秒后页面跳转
74HC02 PDF预览

74HC02

更新时间: 2024-01-30 07:42:27
品牌 Logo 应用领域
安森美 - ONSEMI
页数 文件大小 规格书
7页 121K
描述
Quad 2−Input NOR Gate High−Performance Silicon−Gate CMOS

74HC02 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP14,.3Reach Compliance Code:unknown
风险等级:5.92JESD-30 代码:R-PDIP-T14
JESD-609代码:e0负载电容(CL):50 pF
逻辑集成电路类型:NOR GATE最大I(ol):0.004 A
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:2/6 VProp。Delay @ Nom-Sup:23 ns
施密特触发器:NO子类别:Gates
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUALBase Number Matches:1

74HC02 数据手册

 浏览型号74HC02的Datasheet PDF文件第1页浏览型号74HC02的Datasheet PDF文件第2页浏览型号74HC02的Datasheet PDF文件第4页浏览型号74HC02的Datasheet PDF文件第5页浏览型号74HC02的Datasheet PDF文件第6页浏览型号74HC02的Datasheet PDF文件第7页 
74HC02  
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)  
Guaranteed Limit  
– 55 to  
V
CC  
(V)  
25_C  
Symbol  
Parameter  
Test Conditions  
= 0.1 V or V – 0.1 V  
|I | v 20 mA  
v85_C  
v125°C  
Unit  
V
Minimum HighLevel Input  
V
2.0  
3.0  
4.5  
6.0  
1.5  
2.1  
1.5  
2.1  
1.5  
2.1  
V
IH  
out  
CC  
Voltage  
out  
3.15  
4.2  
3.15  
4.2  
3.15  
4.2  
V
Maximum LowLevel Input  
Voltage  
V
= 0.1 V or V – 0.1 V  
2.0  
3.0  
4.5  
6.0  
0.5  
0.9  
1.35  
1.8  
0.5  
0.9  
1.35  
1.8  
0.5  
0.9  
1.35  
1.8  
V
V
IL  
out  
CC  
|I | v 20 mA  
out  
V
Minimum HighLevel Output  
Voltage  
V
in  
= V or V  
IL  
2.0  
4.5  
6.0  
1.9  
4.4  
5.9  
1.9  
4.4  
5.9  
1.9  
4.4  
5.9  
OH  
IH  
|I | v 20 mA  
out  
V
= V or V  
|I | v 2.4 mA  
3.0  
4.5  
6.0  
2.48  
3.98  
5.48  
2.34  
3.84  
5.34  
2.20  
3.7  
5.2  
in  
IH  
IL  
out  
|I | v 4.0 mA  
out  
|I | v 5.2 mA  
out  
V
Maximum LowLevel Output  
V
in  
= V or V  
2.0  
4.5  
6.0  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
V
OL  
IH  
IL  
Voltage  
|I | v 20 mA  
out  
V
= V or V  
|I | v 2.4 mA  
3.0  
4.5  
6.0  
0.26  
0.26  
0.26  
0.33  
0.33  
0.33  
0.4  
0.4  
0.4  
in  
IH  
IL  
out  
|I | v 4.0 mA  
out  
|I | v 5.2 mA  
out  
I
Maximum Input Leakage  
Current  
V
V
= V or GND  
6.0  
±0.1  
±1.0  
±1.0  
mA  
mA  
in  
in  
CC  
I
Maximum Quiescent Supply  
Current (per Package)  
= V or GND  
6.0  
2.0  
20  
40  
CC  
in  
CC  
|I | = 0 mA  
out  
NOTE:Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor HighSpeed CMOS Data Book  
(DL129/D).  
AC ELECTRICAL CHARACTERISTICS (C = 50 pF, Input t = t = 6.0 ns)  
L
r
f
Guaranteed Limit  
– 55 to  
V
CC  
(V)  
25_C  
75  
30  
15  
13  
Symbol  
Parameter  
v85_C  
95  
40  
19  
16  
v125_C  
Unit  
t
,
Maximum Propagation Delay, Input A or B to Output Y  
(Figures 1 and 2)  
2.0  
3.0  
4.5  
6.0  
110  
55  
ns  
PLH  
t
PHL  
22  
19  
t
t
,
Maximum Output Transition Time, Any Output  
(Figures 1 and 2)  
2.0  
3.0  
4.5  
6.0  
75  
30  
15  
13  
95  
40  
19  
16  
110  
55  
22  
ns  
TLH  
THL  
19  
C
in  
Maximum Input Capacitance  
10  
10  
10  
pF  
NOTE:For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON  
Semiconductor HighSpeed CMOS Data Book (DL129/D).  
Typical @ 25°C, V = 5.0 V  
CC  
22  
C
PD  
Power Dissipation Capacitance (Per Gate)*  
pF  
2
* Used to determine the noload dynamic power consumption: P = C  
V
f + I  
V
. For load considerations, see Chapter 2 of the  
D
PD CC  
CC CC  
ON Semiconductor HighSpeed CMOS Data Book (DL129/D).  
http://onsemi.com  
3

与74HC02相关器件

型号 品牌 描述 获取价格 数据表
74HC02BQ NXP Quad 2-input NOR gate

获取价格

74HC02BQ NEXPERIA Quad 2-input NOR gateProduction

获取价格

74HC02BQ-Q100 NXP HC/UH SERIES, QUAD 2-INPUT NOR GATE, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO-241,

获取价格

74HC02BQ-Q100 NEXPERIA Quad 2-input NOR gate

获取价格

74HC02BZ NEXPERIA Quad 2-input NOR gateProduction

获取价格

74HC02D NXP Quad 2-input NOR gate

获取价格