5秒后页面跳转
72V73273DR PDF预览

72V73273DR

更新时间: 2024-11-26 20:07:15
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
37页 310K
描述
Telecom IC, PQFP208

72V73273DR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.92
JESD-30 代码:S-PQFP-G208JESD-609代码:e0
端子数量:208最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP208,1.2SQ,20
封装形状:SQUARE封装形式:FLATPACK
电源:3.3 V认证状态:Not Qualified
子类别:Other Telecom ICs最大压摆率:380 mA
标称供电电压:3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUADBase Number Matches:1

72V73273DR 数据手册

 浏览型号72V73273DR的Datasheet PDF文件第2页浏览型号72V73273DR的Datasheet PDF文件第3页浏览型号72V73273DR的Datasheet PDF文件第4页浏览型号72V73273DR的Datasheet PDF文件第5页浏览型号72V73273DR的Datasheet PDF文件第6页浏览型号72V73273DR的Datasheet PDF文件第7页 
3.3 VOLT TIME SLOT INTERCHANGE  
DIGITAL SWITCH WITH RATE  
IDT72V73273  
MATCHING 32,768 X 32,768 CHANNELS  
Selectable Synchronous and Asynchronous microprocessor  
bus timing modes  
IEEE-1149.1 (JTAG) Test Port  
Availablein208-pin(28mmx28mm)PlasticQuadFlatpack(PQFP)  
and 208-pin (17mm x 17mm) Plastic Ball Grid Array (PBGA)  
Operating Temperature Range -40°C to +85°C  
FEATURES:  
Up to 64 serial input and output streams  
Maximum 32,768 x 32,768 channel non-blocking switching  
Accepts data streams at 2.048Mb/s, 4.096Mb/s, 8.192Mb/s,  
16.384Mb/s or 32.768Mb/s  
Rate matching capability: rate selectable on both RX and TX  
in eight groups of 8 streams  
Optional Output Enable Indication Pins for external driver  
High-Z control  
DESCRIPTION:  
TheIDT72V73273hasanon-blockingswitchcapacityof 32,768x32,768  
channelsat32.768Mb/s.With64inputsand64outputs,programmableper  
streamcontrol,andavarietyofoperatingmodes theIDT72V73273is  
designedforthe TDMtime slotinterchange functionineithervoice ordata  
applications.  
Per-channel Variable Delay Mode for low-latency applications  
Per-channel Constant Delay Mode for frame integrity applications  
Enhanced Block programming capabilities  
TX/RX Internal Bypass  
Automatic identification of ST-BUSand GCI serial streams  
Per-stream frame delay offset programming  
Per-channel High-Impedance output control  
Per-channelprocessormodetoallowmicroprocessorwrites toTX  
streams  
Some of the main features of the IDT72V73273 are LOW power 3.3 Volt  
operation,automaticST-BUS® /GCIsensing,memoryblockprogramming,  
simplemicroprocessorinterface,JTAGTestAccessPort(TAP)andper  
stream programmable input offset delay, variable or constant throughput  
modes,outputenableandprocessormode,BERtesting, bypassmode,and  
advancedblockprogramming.  
Bit Error Rate Testing (BERT) for testing  
Direct microprocessor access to all internal memories  
FUNCTIONALBLOCKDIAGRAM  
RESET  
VCC  
GND  
ODE  
RX0-7  
TX0-TX7  
TX8-15/OEI0-7  
RX8-15  
Data Memory  
MUX  
RX16-23  
TX16-23  
RX24-31  
RX32-39  
RX40-47  
RX48-55  
RX56-63  
Receive  
Serial Data  
Streams  
TX24-31/OEI16-23  
Transmit  
Serial Data  
Streams  
TX32-39  
Connection  
Memory  
TX40-47/OEI32-39  
Internal  
Registers  
TX48-55  
TX56-63/OEI48-55  
JTAG Port  
Timing Unit  
Microprocessor Interface  
C32i F32i  
A0-A15  
BEL  
CS R/W  
DTA/  
BEH  
DS  
S/A  
TMS TDI TCKTDO  
TRST  
D0-D15  
6140 drw01  
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc. TheST-BUSisatrademarkofMitelCorp.  
OCTOBER 2003  
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice  
DSC-6140/3  

与72V73273DR相关器件

型号 品牌 获取价格 描述 数据表
72V801L10PFG IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO
72V801L10PFG8 IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO
72V801L10PFGI IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO
72V801L10PFGI8 IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO
72V801L10TFG IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO
72V801L10TFG8 IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO
72V801L10TFGI IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO
72V801L10TFGI8 IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO
72V801L15PF IDT

获取价格

TQFP-64, Tray
72V801L15PFG IDT

获取价格

3.3 VOLT DUAL CMOS SyncFIFO