5秒后页面跳转
72V275L15PFGI PDF预览

72V275L15PFGI

更新时间: 2024-11-26 00:44:19
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
25页 205K
描述
3.3 VOLT CMOS SuperSync FIFO

72V275L15PFGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TQFP
包装说明:LQFP, QFP64,.63SQ,32针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.27
最长访问时间:10 ns最大时钟频率 (fCLK):66.7 MHz
周期时间:15 nsJESD-30 代码:S-PQFP-G64
JESD-609代码:e3长度:14 mm
内存密度:589824 bit内存集成电路类型:OTHER FIFO
内存宽度:18湿度敏感等级:3
功能数量:1端子数量:64
字数:32768 words字数代码:32000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:32KX18
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP64,.63SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.02 A
子类别:FIFOs最大压摆率:0.06 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

72V275L15PFGI 数据手册

 浏览型号72V275L15PFGI的Datasheet PDF文件第2页浏览型号72V275L15PFGI的Datasheet PDF文件第3页浏览型号72V275L15PFGI的Datasheet PDF文件第4页浏览型号72V275L15PFGI的Datasheet PDF文件第5页浏览型号72V275L15PFGI的Datasheet PDF文件第6页浏览型号72V275L15PFGI的Datasheet PDF文件第7页 
3.3 VOLT CMOS SuperSync FIFO™  
32,768 x 18  
65,536 x 18  
IDT72V275  
IDT72V285  
Slim Thin Quad Flat Pack (STQFP)  
High-performance submicron CMOS technology  
Industrial temperature range (-40°C to +85°C) is available  
FEATURES:  
Choose among the following memory organizations:  
IDT72V275  
IDT72V285  
32,768 x 18  
65,536 x 18  
Green parts are available, see ordering information  
Pin-compatible with the IDT72V255/72V265 SuperSync FIFOs  
10ns read/write cycle time (6.5ns access time)  
Fixed, low first word data latency time  
Auto power down minimizes standby power consumption  
Master Reset clears entire FIFO  
Partial Reset clears data, but retains programmable  
settings  
Retransmit operation with fixed, low first word data  
DESCRIPTION:  
The IDT72V275/72V285 are exceptionally deep, high speed, CMOS  
First-In-First-Out (FIFO) memories with clocked read and write controls.  
These FIFOs offer numerous improvements over previous SuperSync  
FIFOs, including the following:  
Thelimitationofthefrequencyofoneclockinputwithrespecttotheother  
has been removed. The Frequency Select pin (FS) has been removed,  
thusitisnolongernecessarytoselectwhichofthetwoclockinputs,RCLK  
or WCLK, is running at the higher frequency.  
The period required by the retransmit operation is now fixed and short.  
Thefirstworddatalatencyperiod,fromthetimethefirstwordiswrittento  
an empty FIFO to the time it can be read, is now fixed and short. (The  
variable clock cycle counting delay associated with the latency period  
found on previous SuperSync devices has been eliminated on this  
SuperSyncfamily.)  
latency time  
Empty, Full and Half-Full flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags, each flag can  
default to one of two preselected offsets  
Program partial flags by either serial or parallel means  
Select IDT Standard timing (using EF and FF flags) or First Word  
Fall Through timing (using OR and IR flags)  
Output enable puts data outputs into high impedance state  
Easily expandable in depth and width  
Independent Read and Write clocks (permit reading and writing  
simultaneously)  
SuperSyncFIFOsareparticularlyappropriatefornetwork,video,telecom-  
munications,datacommunicationsandotherapplicationsthatneedtobuffer  
largeamountsofdata.  
Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-pin  
FUNCTIONAL BLOCK DIAGRAM  
D0 -D17  
WEN  
WCLK  
LD  
SEN  
OFFSET REGISTER  
INPUT REGISTER  
FF/IR  
PAF  
EF/OR  
PAE  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
HF  
FWFT/SI  
RAM ARRAY  
32,768 x 18  
65,536 x 18  
WRITE POINTER  
READ POINTER  
READ  
CONTROL  
LOGIC  
RT  
OUTPUT REGISTER  
MRS  
PRS  
RESET  
LOGIC  
RCLK  
REN  
4512 drw 01  
Q0 -Q17  
OE  
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology, Inc. TheSuperSyncFIFOisatrademarkofIntegratedDeviceTechnology, Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
OCTOBER2014  
1
DSC-4512/4  
©2014 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  

72V275L15PFGI 替代型号

型号 品牌 替代类型 描述 数据表
72V275L15PFGI8 IDT

完全替代

3.3 VOLT CMOS SuperSync FIFO
72V275L15PFG8 IDT

完全替代

3.3 VOLT CMOS SuperSync FIFO
72V275L15PFG IDT

完全替代

3.3 VOLT CMOS SuperSync FIFO

与72V275L15PFGI相关器件

型号 品牌 获取价格 描述 数据表
72V275L15PFGI8 IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V275L15PFI8 IDT

获取价格

TQFP-64, Reel
72V275L15PFI9 IDT

获取价格

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
72V275L15TFG IDT

获取价格

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, STQFP-64
72V275L15TFG8 IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V275L15TFGI IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V275L15TFGI8 IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
72V275L15TFI8 IDT

获取价格

TQFP-64, Reel
72V275L15TFI9 IDT

获取价格

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, STQFP-64
72V275L20PFG IDT

获取价格

FIFO, 32KX18, 12ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64