5秒后页面跳转
72841L10PFG8 PDF预览

72841L10PFG8

更新时间: 2024-01-19 13:00:00
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
16页 344K
描述
DUAL CMOS SyncFIFO

72841L10PFG8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TQFP
包装说明:LQFP, QFP64,.66SQ,32针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.21
最长访问时间:6.5 ns最大时钟频率 (fCLK):100 MHz
周期时间:10 nsJESD-30 代码:S-PQFP-G64
JESD-609代码:e3长度:14 mm
内存密度:36864 bit内存集成电路类型:OTHER FIFO
内存宽度:9湿度敏感等级:3
功能数量:1端子数量:64
字数:4096 words字数代码:4000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4KX9
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP64,.66SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.01 A
子类别:FIFOs最大压摆率:0.06 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

72841L10PFG8 数据手册

 浏览型号72841L10PFG8的Datasheet PDF文件第2页浏览型号72841L10PFG8的Datasheet PDF文件第3页浏览型号72841L10PFG8的Datasheet PDF文件第4页浏览型号72841L10PFG8的Datasheet PDF文件第6页浏览型号72841L10PFG8的Datasheet PDF文件第7页浏览型号72841L10PFG8的Datasheet PDF文件第8页 
IDT72801/728211/72821/72831/72841/72851 DUAL CMOS SyncFIFOTM  
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9  
COMMERCIAL AND INDUSTRIAL  
TEMPERATURERANGES  
ACELECTRICALCHARACTERISTICS  
(Commercial: VCC = 5V ± 10%, TA = 0°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C)  
Com'l &  
(1)  
Commercial  
Ind'l  
IDT72801L10  
IDT72811L10  
IDT72821L10  
IDT72831L10  
IDT72841L10  
IDT72851L10  
IDT72801L15  
IDT72811L15  
IDT72821L15  
IDT72831L15  
IDT72841L15  
IDT72851L15  
IDT72801L25  
IDT72811L25  
IDT72821L25  
IDT72831L25  
IDT72841L25  
IDT72851L25  
Symbol  
fS  
Parameter  
Clock Cycle Frequency  
Data Access Time  
Min  
Max.  
100  
6.5  
Min  
Max.  
Min  
Max.  
Unit  
MHz  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
2
2
66.7  
10  
15  
8
2
40  
15  
25  
13  
13  
15  
15  
15  
tA  
tCLK  
tCLKH  
tCLKL  
tDS  
Clock Cycle Time  
10  
4.5  
4.5  
3
15  
6
25  
10  
10  
6
Clock High Time  
Clock Low Time  
6
Data Setup Time  
4
tDH  
Data Hold Time  
0.5  
3
1
1
tENS  
tENH  
tRS  
Enable Setup Time  
4
6
Enable Hold Time  
0.5  
10  
8
1
1
Reset Pulse Width(2)  
15  
10  
10  
0
15  
15  
15  
0
tRSS  
tRSR  
tRSF  
tOLZ  
tOE  
Reset Setup Time  
Reset Recovery Time  
Reset to Flag Time and Output Time  
Output Enable to Output in Low-Z(3)  
Output Enable to Output Valid  
Output Enable to Output in High-Z(3)  
Write Clock to Full Flag  
Read Clock to Empty Flag  
8
0
10  
3
6
3
3
tOHZ  
tWFF  
tREF  
tPAF  
3
6
3
8
3
6.5  
6.5  
6.5  
10  
10  
10  
Write Clock to Programmable  
Almost-Full Flag  
tPAE  
Read Clock to Programmable  
Almost-Empty Flag  
5
6.5  
6
10  
10  
18  
15  
ns  
ns  
ns  
tSKEW1  
tSKEW2  
Skew Time Between Read Clock and  
Write Clock for Empty Flag and Full Flag  
Skew Time Between Read Clock and Write  
Clock for Programmable Almost-Empty Flag  
and Programmable Almost-Full Flag  
14  
15  
NOTES:  
1. Industrial temperature range product for 15ns and 25ns speed grade are available as a standard device.  
2. Pulse widths less than minimum values are not allowed.  
3. Values guaranteed by design, not currently tested.  
5V  
1.1K  
D.U.T.  
AC TEST CONDITIONS  
30pF*  
In Pulse Levels  
GND to 3.0V  
3ns  
680Ω  
InputRise/FallTimes  
InputTimingReferenceLevels  
OutputReferenceLevels  
OutputLoad  
1.5V  
3034 drw 03  
1.5V  
or equivalent circuit  
SeeFigure1  
Figure 1. Output Load  
*Includesjigandscopecapacitances.  
MARCH 2013  
5

与72841L10PFG8相关器件

型号 品牌 描述 获取价格 数据表
72841L10PFGI IDT DUAL CMOS SyncFIFO

获取价格

72841L10PFGI8 IDT DUAL CMOS SyncFIFO

获取价格

72841L10TF8 IDT TQFP-64, Reel

获取价格

72841L10TFG IDT DUAL CMOS SyncFIFO

获取价格

72841L10TFG8 IDT DUAL CMOS SyncFIFO

获取价格

72841L10TFGI IDT DUAL CMOS SyncFIFO

获取价格