Datasheet > 723673L12

723673L12

更新时间： 2024-11-15 01:19:51

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片配套器件
页数	文件大小	规格书
29页	305K
描述
CMOS SyncFIFOTM WITH BUS-MATCHING

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

723673L12 数据手册

CMOS SyncFIFO^TMWITH BUS-MATCHING

2,048 x 36

4,096 x 36

8,192 x 36

IDT723653

IDT723663

IDT723673

• Big- or Little-Endian format for word and byte bus sizes

• Retransmit Capability

• Reset clears data and configures FIFO, Partial Reset clears data

but retains configuration settings

FEATURES

• Memory storage capacity:

IDT723653

IDT723663

IDT723673

–

2,048 x 36

4,096 x 36

8,192 x 36

• Mailbox bypass registers for each FIFO

• Free-running CLKA and CLKB may be asynchronous or

coincident (simultaneous reading and writing of data on a single

clock edge is permitted)

• Clock frequencies up to 83 MHz (8 ns access time)

• Clocked FIFO buffering data from Port A to Port B

• IDT Standard timing (using EF and FF) or First Word Fall

Through Timing (using OR and IR flag functions)

• Programmable Almost-Empty and Almost-Full flags; each has

five default offsets (8, 16, 64, 256 and 1,024)

• Serial or parallel programming of partial flags

• Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits

(byte)

• Easily expandable in width and depth

• Auto power down minimizes power dissipation

• Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)

• Pin compatible with the lower density parts, IDT723623/723633/

723643

• Industrial temperature range (–40°C to +85°C) is available

• Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAM

MBF1

Mail 1

CLKA

CSA

Port-A

W/RA

Control

ENA

Logic

MBA

RAM ARRAY

FIFO1

Mail1,

Mail2,

Reset

Logic

2,048 x 36

4,096 x 36

8,192 x 36

RS1

RS2

PRS

RTM

FIFO

Retransmit

Logic

Write

Pointer

Read

Pointer

A0-A35

B0-B35

Status Flag

Logic

EF/OR

FF/IR

FS2

FS0/SD

FS1/SEN

Programmable Flag

Offset Registers

Timing

Mode

FWFT

CLKB

CSB

W/RB

ENB

MBB

Port-B

Control

Logic

SIZE

Mail 2

5610 drw01

MBF2

C^IDTO^andM^theM^IDTE^logR^oaC^rereI^gA^isteL^redtrT^adeE^maM^rksP^ofInE^tegR^ratA^edT^DevU^iceR^TeE^chnoloR^gy,A^IncN^.SyG^ncFE^{IFOisatrademarkofIntegratedDeviceTechnology,Inc.}

FEBRUARY 2009

DSC-5610/6

12 3 4 5 6 7...29

中文翻译

下载PDF

与723673L12相关器件

型号	品牌	获取价格	描述	数据表
723673L12PF	IDT	获取价格	TQFP-128, Tray
723673L12PFG	IDT	获取价格	FIFO, 8KX36, 8ns, Synchronous, CMOS, PQFP128, TQFP-128
723673L15	IDT	获取价格	CMOS SyncFIFOTM WITH BUS-MATCHING
723673L15PF	IDT	获取价格	TQFP-128, Tray
723673L15PFG	IDT	获取价格	FIFO, 8KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
723673L20PF	IDT	获取价格	FIFO, 8KX36, 12ns, Synchronous, CMOS, PQFP128
723674L12PF	IDT	获取价格	TQFP-128, Tray
723674L12PF9	IDT	获取价格	TQFP-128, Tray
723674L12PFG	IDT	获取价格	Bi-Directional FIFO, 8KX36, 8ns, Synchronous, CMOS, PQFP128, TQFP-128
723674L15PF	IDT	获取价格	TQFP-128, Tray