5秒后页面跳转
72271LA20TFG PDF预览

72271LA20TFG

更新时间: 2024-02-08 19:14:25
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
27页 446K
描述
CMOS SuperSync FIFO

72271LA20TFG 数据手册

 浏览型号72271LA20TFG的Datasheet PDF文件第1页浏览型号72271LA20TFG的Datasheet PDF文件第3页浏览型号72271LA20TFG的Datasheet PDF文件第4页浏览型号72271LA20TFG的Datasheet PDF文件第5页浏览型号72271LA20TFG的Datasheet PDF文件第6页浏览型号72271LA20TFG的Datasheet PDF文件第7页 
IDT72261LA/72271LA SuperSyncFIFO™  
16,384 x 9 and 32,768 x 9  
COMMERCIALANDINDUSTRIAL  
TEMPERATURERANGES  
ThefrequenciesofboththeRCLKandtheWCLKsignalsmayvaryfrom0  
to fMAX with complete independence. There are no restrictions on the  
frequency of one clock input with respect to the other.  
There are two possible timing modes of operation with these devices:  
IDT Standard mode and First Word Fall Through (FWFT) mode.  
In IDT Standard mode, the first word written to an empty FIFO will not  
appear on the data output lines unless a specific read operation is  
performed.Areadoperation,whichconsistsofactivatingRENandenabling  
arisingRCLKedge,willshiftthewordfrominternalmemorytothedataoutput  
lines.  
DESCRIPTION (CONTINUED)  
SuperSyncFIFOsareparticularlyappropriatefornetwork,video,telecom-  
munications,datacommunicationsandotherapplicationsthatneedtobuffer  
largeamountsofdata.  
TheinputportiscontrolledbyaWriteClock(WCLK)inputandaWriteEnable  
(WEN)input. DataiswrittenintotheFIFOoneveryrisingedgeofWCLKwhen  
WENisasserted.TheoutputportiscontrolledbyaReadClock(RCLK)input  
and Read Enable (REN) input. Data is read from the FIFO on every rising  
edgeofRCLKwhenRENisasserted. AnOutputEnable(OE)inputisprovided  
forthree-statecontroloftheoutputs.  
PIN CONFIGURATIONS  
PIN 1  
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49  
DNC(3)  
DNC(3)  
GND  
DNC(3)  
DNC(3)  
WEN  
SEN  
DC(1)  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
2
3
VCC  
4
VCC  
5
GND(2)  
GND(2)  
GND(2)  
GND(2)  
GND(2)  
GND(2)  
GND(2)  
GND(2)  
GND(2)  
D8  
VCC  
6
DNC(3)  
DNC(3)  
DNC(3)  
GND  
DNC(3)  
DNC(3)  
Q8  
7
8
9
10  
11  
12  
13  
14  
15  
16  
Q7  
Q6  
GND  
D7  
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32  
4671 drw 02  
TQFP (PN64-1, ORDER CODE: PF)  
STQFP (PP64-1, ORDER CODE: TF)  
TOP VIEW  
NOTES:  
1. DC = Don’t Care. Must be tied to GND or VCC, cannot be left open.  
2. This pin may either be tied to ground or left open.  
3. DNC = Do Not Connect.  
2

与72271LA20TFG相关器件

型号 品牌 获取价格 描述 数据表
72271LA20TFG8 IDT

获取价格

CMOS SuperSync FIFO
72271LA20TFGI IDT

获取价格

CMOS SuperSync FIFO
72271LA20TFGI8 IDT

获取价格

CMOS SuperSync FIFO
72271LA20TFI9 IDT

获取价格

FIFO, 32KX9, 12ns, Synchronous, CMOS, PQFP64, STQFP-64
72273 AMPHENOL

获取价格

Board Connector, Male, Straight, Solder Terminal,
72273-002H AMPHENOL

获取价格

Board Connector, 2 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
72273-004H AMPHENOL

获取价格

Board Connector, 4 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
72273-004HLF AMPHENOL

获取价格

Board Connector, 4 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE
72273-014H AMPHENOL

获取价格

Board Connector, 14 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
72273-014HLF AMPHENOL

获取价格

Board Connector, 14 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE