5秒后页面跳转
72271 PDF预览

72271

更新时间: 2023-12-20 18:44:33
品牌 Logo 应用领域
瑞萨 - RENESAS 先进先出芯片
页数 文件大小 规格书
28页 531K
描述
32K x 9 SuperSync FIFO, 5.0V

72271 数据手册

 浏览型号72271的Datasheet PDF文件第4页浏览型号72271的Datasheet PDF文件第5页浏览型号72271的Datasheet PDF文件第6页浏览型号72271的Datasheet PDF文件第8页浏览型号72271的Datasheet PDF文件第9页浏览型号72271的Datasheet PDF文件第10页 
IDT72261LA/72271LA SuperSyncFIFO™  
16,384 x 9 and 32,768 x 9  
COMMERCIALANDINDUSTRIAL  
TEMPERATURERANGES  
If the FIFO is full, the first read operation will cause FF to go HIGH.  
Subsequent read operations will cause PAF and HF to go HIGH at the  
conditions described in Table 1. If further read operations occur, without  
write operations, PAE will go LOW when there are n words in the FIFO,  
where n is the empty offset value. Continuing read operations will cause  
the FIFO to become empty. When the last word has been read from the  
FIFO, theEFwillgoLOWinhibitingfurtherreadoperations. RENisignored  
when the FIFO is empty.  
When configured in IDT Standard mode, the EF and FF outputs are  
double register-buffered outputs.  
Relevant timing diagrams for IDT Standard mode can be found in Figure  
7, 8 and 11.  
FUNCTIONAL DESCRIPTION  
TIMING MODES: IDT STANDARD VS FIRST WORD FALL THROUGH  
(FWFT) MODE  
TheIDT72261LA/72271LAsupporttwodifferenttimingmodesofopera-  
tion: IDT Standard mode or First Word Fall Through (FWFT) mode. The  
selection of which mode will operate is determined during Master Reset,  
by the state of the FWFT/SI input.  
If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard  
mode will be selected. This mode uses the Empty Flag (EF) to indicate  
whetherornotthereareanywordspresentintheFIFO. ItalsousestheFull  
Flag function (FF) to indicate whether or not the FIFO has any free space  
for writing. In IDT Standard mode, every word read from the FIFO,  
including the first, must be requested using the Read Enable (REN) and  
RCLK.  
If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will  
beselected. ThismodeusesOutputReady(OR)toindicatewhetherornot  
there is valid data at the data outputs (Qn). It also uses Input Ready (IR)  
to indicate whether or not the FIFO has any free space for writing. In the  
FWFT mode, the first word written to an empty FIFO goes directly to Qn  
after three RCLK rising edges, REN = LOW is not necessary. Subsequent  
words must be accessed using the Read Enable (REN) and RCLK.  
Various signals, both input and output signals operate differently de-  
pending on which timing mode is in effect.  
FIRST WORD FALL THROUGH MODE (FWFT)  
In this mode, the status flags, IR, PAF, HF, PAE, and OR operate in the  
manner outlined in Table 2. To write data into to the FIFO, WEN must be  
LOW. Data presented to the DATA IN lines will be clocked into the FIFO  
on subsequent transitions of WCLK. After the first write is performed, the  
Output Ready (OR) flag will go LOW. Subsequent writes will continue to fill  
up the FIFO. PAE will go HIGH after n + 2 words have been loaded into the  
FIFO, where n is the empty offset value. The default setting for this value  
is stated in the footnote of Table 2. This parameter is also user program-  
mable. See section on Programmable Flag Offset Loading.  
If one continued to write data into the FIFO, and we assumed no read  
operations were taking place, the HF would toggle to LOW once the  
8,194th word for the IDT72261LA and 16,386th word for the IDT72271LA,  
respectively was written into the FIFO. Continuing to write data into the  
FIFO will cause the PAF to go LOW. Again, if no reads are performed, the  
PAF will go LOW after (16,385-m) writes for the IDT72261LA and (32,769-  
m) writes for the IDT72271LA, where m is the full offset value. The default  
setting for this value is stated in the footnote of Table 2.  
When the FIFO is full, the Input Ready (IR) flag will go HIGH, inhibiting  
further write operations. If no reads are performed after a reset, IR will go  
HIGH after D writes to the FIFO. D = 16,385 writes for the 72261LA and  
32,769 writes for the IDT72271LA, respectively. Note that the additional  
word in FWFT mode is due to the capacity of the memory plus output  
register.  
IftheFIFOisfull, thefirstreadoperationwillcausetheIRflagtogoLOW.  
Subsequent read operations will cause the PAF and HF to go HIGH at the  
conditions described in Table 2. If further read operations occur, without  
write operations, the PAE will go LOW when there are n + 1 words in the  
FIFO, where n is the empty offset value. Continuing read operations will  
cause the FIFO to become empty. When the last word has been read from  
the FIFO, OR will go HIGH inhibiting further read operations. REN is  
ignored when the FIFO is empty.  
IDT STANDARD MODE  
In this mode, the status flags, FF, PAF, HF, PAE, and EF operate in the  
manner outlined in Table 1. To write data into to the FIFO, Write Enable  
(WEN) must be LOW. Data presented to the DATA IN lines will be clocked  
into the FIFO on subsequent transitions of the Write Clock (WCLK). After  
the first write is performed, the Empty Flag (EF) will go HIGH. Subsequent  
writes will continue to fill up the FIFO. The Programmable Almost-Empty  
flag (PAE) will go HIGH after n + 1 words have been loaded into the FIFO,  
where n is the empty offset value. The default setting for this value is stated  
in the footnote of Table 1. This parameter is also user programmable. See  
section on Programmable Flag Offset Loading.  
If one continued to write data into the FIFO, and we assumed no read  
operations were taking place, the Half-Full flag (HF) would toggle to LOW  
oncethe8,193thwordfor IDT72261LAand 16,385thwordforIDT72271LA  
respectively was written into the FIFO. Continuing to write data into the  
FIFO will cause the Programmable Almost-Full flag (PAF) to go LOW.  
Again, if no reads are performed, the PAF will go LOW after (16,384-m)  
writesfortheIDT72261LAand(32,768-m)writesfortheIDT72271LA. The  
offset “m” is the full offset value. The default setting for this value is stated  
in the footnote of Table 1. This parameter is also user programmable. See  
section on Programmable Flag Offset Loading.  
When configured in FWFT mode, the OR flag output is triple register-  
buffered, and the IR flag output is double register-buffered.  
Relevant timing diagrams for FWFT mode can be found in Figure 9, 10  
and 12.  
When the FIFO is full, the Full Flag (FF) will go LOW, inhibiting further  
write operations. If no reads are performed after a reset, FF will go LOW  
after D writes to the FIFO. D = 16,384 writes for the IDT72261LA and  
32,768 for the IDT72271LA, respectively.  
7

与72271相关器件

型号 品牌 描述 获取价格 数据表
72271LA10PFG IDT CMOS SuperSync FIFO

获取价格

72271LA10PFG8 IDT CMOS SuperSync FIFO

获取价格

72271LA10PFGI IDT CMOS SuperSync FIFO

获取价格

72271LA10PFGI8 IDT CMOS SuperSync FIFO

获取价格

72271LA10TFG IDT FIFO, 32KX9, 8ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64

获取价格

72271LA10TFG8 IDT CMOS SuperSync FIFO

获取价格