5秒后页面跳转
71V2558XS100BQG PDF预览

71V2558XS100BQG

更新时间: 2023-07-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
28页 567K
描述
ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165, 15 X 13 MM, ROHS COMPLIANT, FBGA-165

71V2558XS100BQG 数据手册

 浏览型号71V2558XS100BQG的Datasheet PDF文件第19页浏览型号71V2558XS100BQG的Datasheet PDF文件第20页浏览型号71V2558XS100BQG的Datasheet PDF文件第21页浏览型号71V2558XS100BQG的Datasheet PDF文件第23页浏览型号71V2558XS100BQG的Datasheet PDF文件第24页浏览型号71V2558XS100BQG的Datasheet PDF文件第25页 
IDT71V2556, IDT71V2558, 128K x 36, 256K x 18, 3.3V Synchronous ZBT™ SRAMs  
with 2.5V I/O, Burst Counter, and Pipelined Outputs  
Commercial and Industrial Temperature Ranges  
JTAG Interface Specification (SA Version only)  
t
JCYC  
t
JR  
tJF  
tJCL  
tJCH  
TCK  
Device Inputs(1)/  
TDI/TMS  
tJDC  
tJS  
tJH  
Device Outputs(2)/  
TDO  
t
JRSR  
tJCD  
3)  
(
x
TRST  
M4875 drw 01  
t
JRST  
NOTES:  
1. Device inputs = All device inputs except TDI, TMS and TRST.  
2. Device outputs = All device outputs except TDO.  
3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.  
JTAG AC Electrical  
Characteristics(1,2,3,4)  
Symbol  
Parameter  
JTAG Clock Input Period  
JTAG Clock HIGH  
JTAG Clock Low  
JTAG Clock Rise Time  
JTAG Clock Fall Time  
JTAG Reset  
Min.  
100  
40  
Max.  
Units  
ns  
ScanRegisterSizes  
____  
t
JCYC  
JCH  
JCL  
JR  
JF  
JRST  
JRSR  
JCD  
JDC  
JS  
JH  
Register Name  
Bit Size  
____  
____  
t
ns  
Instruction (IR)  
4
1
t
40  
ns  
Bypass (BYR)  
(1)  
____  
t
5
ns  
JTAG Identification (JIDR)  
Boundary Scan (BSR)  
32  
(1)  
____  
t
5
ns  
Note (1)  
____  
____  
t
50  
ns  
I4875 tbl 03  
t
JTAG Reset Recovery  
JTAG Data Output  
JTAG Data Output Hold  
JTAG Setup  
50  
ns  
NOTE:  
1. The Boundary Scan Descriptive Language (BSDL) file for this device is available  
by contacting your local IDT sales representative.  
____  
t
20  
ns  
____  
t
0
ns  
____  
____  
t
25  
25  
ns  
t
JTAG Hold  
ns  
I4875 tbl 01  
NOTES:  
1. Guaranteed by design.  
2. AC Test Load (Fig. 1) on external output signals.  
3. Refer to AC Test Conditions stated earlier in this document.  
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.  
6.2422  

与71V2558XS100BQG相关器件

型号 品牌 描述 获取价格 数据表
71V2558XS100BQG8 IDT ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165

获取价格

71V2558XS100BQGI8 IDT ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165

获取价格

71V2558XS100PF IDT ZBT SRAM, 128KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP

获取价格

71V2558XS100PFG IDT ZBT SRAM, 256KX18, 5ns, CMOS, PQFP100, 20 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, PLASTIC

获取价格

71V2558XS100PFG8 IDT ZBT SRAM, 256KX18, 5ns, CMOS, PQFP100

获取价格

71V2558XS133BGG IDT ZBT SRAM, 256KX18, 4.2ns, CMOS, PBGA119, 22 X 14 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BG

获取价格