5秒后页面跳转
71128S12YGI8 PDF预览

71128S12YGI8

更新时间: 2024-11-25 20:46:07
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
8页 85K
描述
SOJ-32, Reel

71128S12YGI8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ,针数:32
Reach Compliance Code:compliant风险等级:5.84
最长访问时间:12 nsJESD-30 代码:R-PDSO-J32
JESD-609代码:e3内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:4
湿度敏感等级:3功能数量:1
端子数量:32字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:256KX4封装主体材料:PLASTIC/EPOXY
封装代码:SOJ封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):260最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:J BEND端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

71128S12YGI8 数据手册

 浏览型号71128S12YGI8的Datasheet PDF文件第2页浏览型号71128S12YGI8的Datasheet PDF文件第3页浏览型号71128S12YGI8的Datasheet PDF文件第4页浏览型号71128S12YGI8的Datasheet PDF文件第5页浏览型号71128S12YGI8的Datasheet PDF文件第6页浏览型号71128S12YGI8的Datasheet PDF文件第7页 
CMOS Static RAM  
1 Meg (256K x 4-Bit)  
Revolutionary Pinout  
IDT71128  
Description  
Features  
The IDT71128 is a 1,048,576-bit high-speed static RAM  
organized as 256K x 4. It is fabricated using IDTs high-perfor-  
mance, high-reliability CMOS technology. This state-of-the-art  
technology, combined with innovative circuit design techniques,  
provides a cost-effective solution for high-speed memory needs.  
The JEDEC centerpower/GND pinout reduces noise generation  
and improves system performance.  
256K x 4 advanced high-speed CMOS static RAM  
JEDEC revolutionary pinout (center power/GND) for  
reduced noise.  
Equal access and cycle times  
— Commercial and Industrial: 12/15/20ns  
One Chip Select plus one Output Enable pin  
Bidirectional inputs and outputs directly  
The IDT71128 has an output enable pin which operates as fast  
as 6ns, with address access times as fast as 12ns available. All  
bidirectional inputs and outputs of the IDT71128 are TTL-compat-  
ible and operation is from a single 5V supply. Fully static asyn-  
chronous circuitry is used; no clocks or refreshes are required for  
operation.  
TTL-compatible  
Low power consumption via chip deselect  
Available in a 32-pin 400 mil Plastic SOJ.  
The IDT71128 is packaged in a 32-pin 400 mil Plastic SOJ.  
Functional Block Diagram  
A0  
1,048,576-BIT  
MEMORY  
ARRAY  
ADDRESS  
DECODER  
.
A17  
4
4
I/O0 - I/O3  
I/O CONTROL  
CS  
WE  
OE  
CONTROL  
LOGIC  
3483 drw 01  
FEBRUARY 2001  
DSC-3483/09  
1
©2000IntegratedDeviceTechnology,Inc.  

与71128S12YGI8相关器件

型号 品牌 获取价格 描述 数据表
71128S12YI8 IDT

获取价格

SOJ-32, Reel
71128S15Y IDT

获取价格

SOJ-32, Tube
71128S15YG IDT

获取价格

SOJ-32, Tube
71128S15YG8 IDT

获取价格

SOJ-32, Reel
71128S15YGI IDT

获取价格

SOJ-32, Tube
71128S15YGI8 IDT

获取价格

SOJ-32, Reel
71128S15YI IDT

获取价格

SOJ-32, Tube
71128S17Y IDT

获取价格

SOJ-32, Tube
71128S17Y9 IDT

获取价格

SOJ-32, Reel
71128S20Y9 IDT

获取价格

SOJ-32, Reel