IDT70V9169/59L
High-Speed 3.3V 16/8K x 9 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Flow-Through Read-to-Write-to-Read (OE = VIL)(3)
t
CYC1
tCH1
tCL1
CLK
CE0
tSC
tHC
CE1
tSW tHW
R/W
t
SW
t
HW
HA
(4)
An + 4
An
An + 3
An +1
An + 2
An + 2
ADDRESS
t
SA
t
tSD
tHD
DATAIN
Dn + 2
t
CD1
t
CD1
t
CD1
tCD1
(2)
Qn
Qn + 3
Qn + 1
DATAOUT
(1)
CKLZ
(1)
tDC
tDC
t
t
CKHZ
NOP(5)
READ
READ
WRITE
5655 drw 13
Timing Waveform of Flow-Through Read-to-Write-to-Read (OE Controlled)(3)
tCYC1
tCH1
tCL1
CLK
CE
0
1
tSC
tHC
CE
t
SW tHW
R/W
tSW tHW
(4)
An + 2
An + 4
An + 5
An + 3
Dn + 3
An
tHA
An +1
ADDRESS
tSA
t
SD tHD
DATAIN
Dn + 2
tOE
tDC
tCD1
tCD1
tCD1
(2)
Qn
Qn + 4
DATAOUT
(1)
CKLZ
(1)
t
tOHZ
tDC
OE
READ
WRITE
READ
5655 drw 14
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. CE0 and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for
reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.
6.1422