IDT70V3569S
High-Speed 16K x 36 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Truth Table II—Address Counter Control(1,2)
Previous
Address
Addr
Used
Address
CLK(6)
I/O(3)
MODE
ADS CNTEN CNTRST
X
An
An
X
X
X
0
An
X
X
L(4)
H
D
I/O(0)
I/O (n) External Address Used
I/O(p) External Address Blocked—Counter disabled (Ap reused)
DI/O(p+1) Counter Enabled—Internal Address generation
Counter Reset to Address 0
↑
↑
↑
↑
L(4)
H
X
D
Ap
Ap
Ap
H
H
D
Ap + 1
H
L(5)
H
4831 tbl 03
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. Read and write operations are controlled by the appropriate setting of R/W, CE0, CE1, BEn and OE.
3. Outputs are in Pipelined mode: the data out will be delayed by one cycle.
4. ADS and CNTRST are independent of all other memory control signals including CE0, CE1 and BEn
5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CE0, CE1, BEn.
Recommended DC Operating
Conditions with VDDQ at 2.5V
Recommended Operating
Temperature and Supply Voltage(1)
Ambient
Symbol
Parameter
Core Supply Voltage
I/O Supply Voltage(3)
Ground
Min. Typ.
3.15 3.3
2.375 2.5
Max.
3.45
2.625
0
Unit
V
Grade
Commercial
Temperature
0OC to +70OC
-40OC to +85OC
GND
0V
V
+
+
DD
V
DD
DDQ
SS
3.3V
3.3V
150mV
150mV
V
V
Industrial
0V
V
0
0
V
Input High Voltage(3)
(Address & Control Inputs)
1.7
V
____
4831 tbl 04
V
V
DDQ + 125mV(2)
V
IH
NOTES:
1. Industrial temperature: for specific speeds, packages and powers contact your
sales office.
____
____
V
IH
IL
Input High Voltage - I/O(3)
Input Low Voltage
1.7
DDQ + 125mV(2)
0.7
V
V
-0.3(1)
V
4831 tbl 05a
NOTES:
1. VIL > -1.5V for pulse width less than 10 ns.
2. VTERM must not exceed VDDQ + 125mV.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the
OPT pin for that port must be set to VIL (0V), and VDDQX for that port must be
supplied as indicated above.
Absolute Maximum Ratings(1)
Symbol
Rating
Commercial
& Industrial
Unit
(2)
V
TERM
Terminal Voltage
with Respect to
GND
-0.5 to +4.6
V
Recommended DC Operating
Conditions with VDDQ at 3.3V
T
BIAS
Temperature
Under Bias
-55 to +125
-65 to +150
50
oC
oC
Symbol
Parameter
Core Supply Voltage
I/O Supply Voltage(3)
Ground
Min. Typ.
3.15 3.3
3.15 3.3
Max.
Unit
V
TSTG
Storage
Temperature
V
DD
DDQ
SS
3.45
V
3.45
V
IOUT
DC Output Current
mA
V
0
0
0
V
4831 tbl 06
NOTES:
____
Input High Voltage
2.0
V
V
DDQ + 150mV(2)
V
V
IH
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated
in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or
4ns maximum, and is limited to < 20mA for the period of VTERM > VDD + 150mV.
(Address & Control Inputs)(3)
____
____
V
IH
IL
Input High Voltage - I/O(3)
Input Low Voltage
2.0
DDQ + 150mV(2)
0.8
V
V
V
-0.3(1)
4831 tbl 05b
NOTES:
1. VIL > -1.5V for pulse width less than 10 ns.
2. VTERM must not exceed VDDQ + 150mV.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the
OPT pin for that port must be set to VIH (3.3V), and VDDQX for that port must be
supplied as indicated above.
6.42
6
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
