5秒后页面跳转
7024L70JGI8 PDF预览

7024L70JGI8

更新时间: 2024-12-02 00:31:47
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
22页 192K
描述
HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

7024L70JGI8 数据手册

 浏览型号7024L70JGI8的Datasheet PDF文件第2页浏览型号7024L70JGI8的Datasheet PDF文件第3页浏览型号7024L70JGI8的Datasheet PDF文件第4页浏览型号7024L70JGI8的Datasheet PDF文件第5页浏览型号7024L70JGI8的Datasheet PDF文件第6页浏览型号7024L70JGI8的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT7024S/L  
4K x 16 DUAL-PORT  
STATIC RAM  
IDT7024 easily expands data bus width to 32 bits or more  
using the Master/Slave select when cascading more than  
one device  
M/S = H for BUSY output flag on Master  
M/S = L for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Battery backup operation2V data retention  
TTL-compatible, single 5V (±10%) power supply  
Available in 84-pin PGA, Flatpack, PLCC, and 100-pin Thin  
Quad Flatpack  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Green parts availble, see ordering information  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
Military:20/25/35/55/70ns(max.)  
Industrial:55ns (max.)  
– Commercial:15/17/20/25/35/55ns(max.)  
Low-power operation  
IDT7024S  
Active:750mW(typ.)  
Standby: 5mW (typ.)  
IDT7024L  
Active:750mW(typ.)  
Standby: 1mW (typ.)  
Separate upper-byte and lower-byte control for multiplexed  
bus compatibility  
FunctionalBlockDiagram  
R/W  
L
R/W  
R
R
UB  
UBL  
LB  
CE  
OE  
L
L
L
LBR  
CE  
R
R
OE  
I/O8L-I/O15L  
I/O0L-I/O7L  
I/O8R-I/O15R  
I/O  
Control  
I/O  
Control  
I/O0R-I/O7R  
BUSY (1,2)  
L
BUSYR  
(1,2)  
A
11R  
0R  
A
11L  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
12  
12  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
R/W  
R
CE  
OE  
R/W  
L
L
R
R
L
SEM  
R
SEM  
L
(2)  
INT (2)  
L
M/S  
INTR  
2740 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
JUNE 2013  
1
DSC 2740/14  
©2013IntegratedDeviceTechnology,Inc.  

与7024L70JGI8相关器件

型号 品牌 获取价格 描述 数据表
7024L70PFB IDT

获取价格

Multi-Port SRAM, 4KX16, 70ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
7024L70PFGB8 IDT

获取价格

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
7024L70PFGI8 IDT

获取价格

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
7024MAA1 TE

获取价格

Industrial Electropneumatic Timing Relay
7024MAB TE

获取价格

Industrial Electropneumatic Timing Relay
7024MAGZ TE

获取价格

Industrial Electropneumatic Timing Relay
7024MBA1 TE

获取价格

Industrial Electropneumatic Timing Relay
7024MBB TE

获取价格

Industrial Electropneumatic Timing Relay
7024MBGZ TE

获取价格

Industrial Electropneumatic Timing Relay
7024MCA1 TE

获取价格

Industrial Electropneumatic Timing Relay