Freescale Semiconductor, Inc.
MC68HC705L5
A.15.4 3.3-Volt a nd 5.0-Volt Control Tim ing
(1)
Symbol
Min
Max
Unit
Characteristic
Frequency of oscillation (OSC)
Crystal
External Clock
f
—
dc
4.2
4.2
MHz
OSC
(2)
Internal operating frequency , crystal or external
clock (f /2)
OSC
f
—
—
2.1
1.0
MHz
OP
V
V
= 4.5 V to 5.5 V
= 3.0 V to 5.5 V
DD
DD
Cycle time (fast OSC selected)
V
V
= 4.5 V to 5.5 V
= 3.0 V to 5.5 V
t
480
1.0
—
—
ns
µs
DD
DD
cyc
RESET pulse width (when bus clock active)
t
1.5
—
t
RL
cyc
Timer
Resolution
Input capture (TCAP) pulse width
t
4.0
284
—
—
t
RESL
, t
cyc
t
ns
ns
TH TL
Interrupt pulse width low (edge-triggered)
t
284
see note
110
—
—
—
ILIH
(3)
Interrupt pulse period
t
t
cyc
ILIL
OSC1 pulse width (external clock input)
t
, t
ns
OH OL
1. +3.0 ≤ VDD ≤ +5.5 Vdc, VSS = 0 Vdc,TL ≤ TA ≤ TH, unless otherwise noted.
2. The system clock divider configuration (SYS1–SYS0 bits) should be selected such that the internal operating frequency (fOP
does not exceed value specified in fOP for a given fOSC
3. The minimum period, tILIL, should not be less than the number of cycle times it takes to execute the interrupt service routine
plus 21 tcyc
)
.
.
MC68HC(7)05L5 — Rev. 2.0
MOTOROLA
General Release Specification
197
MC68HC705L5
For More Information On This Product,
Go to: www.freescale.com