5秒后页面跳转
5V9352PFGI PDF预览

5V9352PFGI

更新时间: 2024-01-19 10:57:04
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
12页 116K
描述
TQFP-32, Tray

5V9352PFGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TQFP
包装说明:GREEN, TQFP-32针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.82
其他特性:ALSO OPERATES AT 3.3V SUPPLY系列:5V
输入调节:STANDARDJESD-30 代码:S-PQFP-G32
JESD-609代码:e3长度:7 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:32实输出次数:11
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):260认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.2 ns座面最大高度:1.6 mm
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mm最小 fmax:100 MHz
Base Number Matches:1

5V9352PFGI 数据手册

 浏览型号5V9352PFGI的Datasheet PDF文件第1页浏览型号5V9352PFGI的Datasheet PDF文件第2页浏览型号5V9352PFGI的Datasheet PDF文件第4页浏览型号5V9352PFGI的Datasheet PDF文件第5页浏览型号5V9352PFGI的Datasheet PDF文件第6页浏览型号5V9352PFGI的Datasheet PDF文件第7页 
IDT5V9352  
3.3V/2.5VPHASE-LOCKLOOPCLOCKDRIVERZERODELAYBUFFER  
INDUSTRIALTEMPERATURERANGE  
FUNCTIONTABLES  
Control Pin  
VCO_SEL  
MR/OE  
Logic 0  
fVCO  
Logic 1  
fVCO / 2  
fSELA  
QAn  
÷4  
fSELB  
QBn  
÷4  
fSELC  
QCn  
÷2  
0
1
0
1
0
1
OutputEnable  
Outputsdisable(high-impedancestate)and  
resetofthedevice.  
DisablePLL  
÷6  
÷2  
÷4  
PLL_En  
EnablePLL  
NOTE:  
1. IDT5V9352 requires reset at power up and after any loss of PLL lock. Length of reset  
pulse should be greater than two REF CLK cycles (REFCLK).  
PINDESCRIPTION  
Terminal  
Name  
REFCLK  
FBIN  
No.  
6
Type  
Description  
I
I
Referenceclockinput  
Feedbackinput.  
8
VCCA  
10  
PWR  
Analogpowersupply  
Negative power supply  
GND  
7, 13, 17, 24, Ground  
28,29  
VCO_SEL  
MR/OE  
QA(0:4)  
1
5
I
I
AllowsforthechoiceoftwoVCOrangestooptimizePLLstabilityandjitterperformance  
AllowstheusertoforcetheoutputsintoHIGHimpedenceforboardleveltest  
12, 14, 15,  
18,19  
QB(0:3)  
QC(0:1)  
VCC  
22, 23, 26, 27  
30,31  
O
Clock outputs. These outputs provide low skew copies of REFCLK or can be at different frequencies than REFCLK.  
Positive power supply for I/O and core  
11, 16, 20, 21, PWR  
25,32  
PLL_EN  
9
I
I
PLL enable input. When set LOW, PLL is enabled. When set HIGH, PLL is disabled.  
Frequencycontrolpin  
fSEL(C:A)  
2, 3, 4  
DC ELECTRICAL CHARACTERISTICS  
TA = –40°C to +85°C, VCC = 3.3V ± 5%  
Parameter  
VIH  
Description  
Input HIGH Level  
Test Conditions  
Min.  
Typ.(1)  
Max.  
VCC + 0.3  
0.8  
Unit  
V
2
VIL  
InputLOWLevel  
V
VOH  
HIGH Level Output Voltage  
LOWLevelOutputVoltage  
IOH = –24mA  
IOL = 12mA  
IOL = 24mA  
2.4  
V
VOL  
0.3  
V
0.55  
ZOUT  
II  
OutputImpedance  
InputCurrent(2)  
MaximumQuiescentSupplyCurrent(3) All VCC pins  
14 - 17  
3
Ω
VI = VCC or GND  
±200  
µA  
mA  
mA  
ICC  
1
5
ICCA  
PLL Supply Current VCCA pin  
NOTES:  
1. For conditions shown as Min. or Max., use the appropriate value specified under recommended operating conditions.  
2. Inputs have pull-down resistors affecting the input current.  
3. Icc is the DC current consumption of the device with all outputs open in high-impedance state and the inputs in its default state or open.  
3

与5V9352PFGI相关器件

型号 品牌 描述 获取价格 数据表
5V9352PFGI8 IDT PLL Based Clock Driver, 5V Series, 11 True Output(s), 0 Inverted Output(s), PQFP32, GREEN,

获取价格

5V9352PFI IDT PLL Based Clock Driver

获取价格

5V9882TPGGI IDT Clock Generator, 500MHz, PDSO16, GREEN, TSSOP-16

获取价格

5V9885BNLGI IDT Clock Generator, PQCC28

获取价格

5V9885BNLGI8 IDT Clock Generator, PQCC28

获取价格

5V9885BPFGI IDT Clock Generator, 500MHz, PQFP32, GREEN, TQFP-32

获取价格