Datasheet > 5P49V5907ADDDNDGI

5P49V5907ADDDNDGI

更新时间： 2024-02-17 22:48:31

品牌	Logo	应用领域
艾迪悌 - IDT		时钟外围集成电路晶体
页数	文件大小	规格书
30页	424K
描述
Processor Specific Clock Generator

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

5P49V5907ADDDNDGI 技术参数

生命周期：	Obsolete	包装说明：	VFQFPN-40
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.74
JESD-30 代码：	S-XQCC-N40	长度：	5 mm
端子数量：	40	最高工作温度：	85 °C
最低工作温度：	-40 °C	最大输出时钟频率：	350 MHz
封装主体材料：	UNSPECIFIED	封装代码：	HVQCCN
封装形状：	SQUARE	封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
主时钟/晶体标称频率：	25 MHz	座面最大高度：	1 mm
最大供电电压：	1.89 V	最小供电电压：	1.71 V
标称供电电压：	1.8 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	NO LEAD	端子节距：	0.4 mm
端子位置：	QUAD	宽度：	5 mm
uPs/uCs/外围集成电路类型：	CLOCK GENERATOR, PROCESSOR SPECIFIC	Base Number Matches：	1

5P49V5907ADDDNDGI 数据手册

浏览型号5P49V5907ADDDNDGI的Datasheet PDF文件第2页

浏览型号5P49V5907ADDDNDGI的Datasheet PDF文件第3页

浏览型号5P49V5907ADDDNDGI的Datasheet PDF文件第4页

浏览型号5P49V5907ADDDNDGI的Datasheet PDF文件第6页

浏览型号5P49V5907ADDDNDGI的Datasheet PDF文件第7页

浏览型号5P49V5907ADDDNDGI的Datasheet PDF文件第8页

5P49V5907 DATASHEET

You can write the following equations for the total capacitance

at each crystal pin:

Crystal Input (XIN/REF)

The crystal used should be a fundamental mode quartz

crystal; overtone crystals should not be used.

= Ci + Cs + Ce

1 1 1

XIN

= Ci + Cs + Ce

XOUT

A crystal manufacturer will calibrate its crystals to the nominal

frequency with a certain load capacitance value. When the

oscillator load capacitance matches the crystal load

capacitance, the oscillation frequency will be accurate. When

the oscillator load capacitance is lower than the crystal load

capacitance, the oscillation frequency will be higher than

nominal and vice versa so for an accurate oscillation

frequency you need to make sure to match the oscillator load

capacitance with the crystal load capacitance.

Ci and Ci are the internal, tunable capacitors. Ci and Cs

are stray capacitances at each crystal pin and typical values

are between 1pF and 3pF.

Ce and Ce are additional external capacitors that can be

added to increase the crystal load capacitance beyond the

tuning range of the internal capacitors. However, increasing

the load capacitance reduces the oscillator gain so please

consult the factory when adding Ce and/or Ce to avoid

crystal startup issues. Ce and Ce can also be used to adjust

for unpredictable stray capacitance in the PCB.

To set the oscillator load capacitance there are two tuning

capacitors in the IC, one at XIN and one at XOUT. They can

be adjusted independently but commonly the same value is

used for both capacitors. The value of each capacitor is

composed of a fixed capacitance amount plus a variable

capacitance amount set with the XTAL[5:0] register.

Adjustment of the crystal tuning capacitors allows for

maximum flexibility to accommodate crystals from various

manufacturers. The range of tuning capacitor values available

are in accordance with the following table.

The final load capacitance of the crystal:

CL = C

× C

/ (C

+ C

)

XOUT

XIN

XOUT

XIN

For most cases it is recommended to set the value for

capacitors the same at each crystal pin:

= C

= Cx → CL = Cx / 2

XOUT

XIN

The complete formula when the capacitance at both crystal

pins is the same:

XTAL[5:0] Tuning Capacitor Characteristics

CL = (9pF + 0.5pF × XTAL[5:0] + Cs + Ce) / 2

Parameter

Bits

Step (pF)

Min (pF)

Max (pF)

Example 1: The crystal load capacitance is specified as 8pF

and the stray capacitance at each crystal pin is Cs=1.5pF.

Assuming equal capacitance value at XIN and XOUT, the

equation is as follows:

XTAL

0.5

The capacitance at each crystal pin inside the chip starts at

9pF with setting 000000b and can be increased up to 25pF

with setting 111111b. The step per bit is 0.5pF.

8pF = (9pF + 0.5pF × XTAL[5:0] + 1.5pF) / 2 →

0.5pF × XTAL[5:0] = 5.5pF → XTAL[5:0] = 11 (decimal)

You can write the following equation for this capacitance:

Ci = 9pF + 0.5pF × XTAL[5:0]

Example 2: The crystal load capacitance is specified as 12pF

and the stray capacitance Cs is unknown. Footprints for

external capacitors Ce are added and a worst case Cs of 5pF

is used. For now we use Cs + Ce = 5pF and the right value for

Ce can be determined later to make 5pF together with Cs.

The PCB where the IC and the crystal will be assembled adds

some stray capacitance to each crystal pin and more

capacitance can be added to each crystal pin with additional

external capacitors.

12pF = (9pF + 0.5pF × XTAL[5:0] + 5pF) / 2 →

XTAL[5:0] = 20 (decimal)

REVISION B 07/13/15

PROGRAMMABLE CLOCK GENERATOR

1 2 3 456 7 8...30

下载PDF

与5P49V5907ADDDNDGI相关器件

型号	品牌	描述	获取价格	数据表
5P49V5907BdddNDGI	IDT	Programmable Clock Generator	获取价格
5P49V5907BdddNDGI8	IDT	Programmable Clock Generator	获取价格
5P49V5908	IDT	Programmable Clock Generator	获取价格
5P49V5908_16	IDT	Programmable Clock Generator	获取价格
5P49V5908_17	IDT	Programmable Clock Generator	获取价格
5P49V5908BdddNDGI	IDT	Programmable Clock Generator	获取价格

与5P49V5907ADDDNDGI相关文章

SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
2024-05-23

5
AT89C51单片机资料手册详细解析及应用示例
2024-05-23

8
CP2102资料手册解读：CP2102引脚说明、关键参数分析
2024-05-23

4
资料手册解读：UC3842参数和管脚说明
2024-05-22

6

产品中心

服务支持

精选活动

关于我们

帮助中心

5P49V5907ADDDNDGI

5P49V5907ADDDNDGI 技术参数

5P49V5907ADDDNDGI 数据手册

与5P49V5907ADDDNDGI相关器件

与5P49V5907ADDDNDGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5P49V5907ADDDNDGI

5P49V5907ADDDNDGI 技术参数

5P49V5907ADDDNDGI 数据手册

与5P49V5907ADDDNDGI相关器件

与5P49V5907ADDDNDGI相关文章

您还可以找

您在本页遇到什么问题？