5秒后页面跳转
5CSEMA6F31C8N PDF预览

5CSEMA6F31C8N

更新时间: 2024-01-24 18:45:11
品牌 Logo 应用领域
英特尔 - INTEL 可编程逻辑
页数 文件大小 规格书
66页 1360K
描述
Field Programmable Gate Array, 110000-Cell, CMOS, PBGA896, ROHS COMPLIANT, FBGA-896

5CSEMA6F31C8N 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:BGA, BGA896,30X30,40Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:2.06
JESD-30 代码:S-PBGA-B896JESD-609代码:e1
长度:31 mm湿度敏感等级:3
输入次数:288逻辑单元数量:110000
输出次数:288端子数量:896
最高工作温度:85 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA896,30X30,40封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):NOT SPECIFIED
电源:1.1,1.2/3.3,2.5 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:2 mm
子类别:Field Programmable Gate Arrays最大供电电压:1.13 V
最小供电电压:1.07 V标称供电电压:1.1 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:31 mmBase Number Matches:1

5CSEMA6F31C8N 数据手册

 浏览型号5CSEMA6F31C8N的Datasheet PDF文件第6页浏览型号5CSEMA6F31C8N的Datasheet PDF文件第7页浏览型号5CSEMA6F31C8N的Datasheet PDF文件第8页浏览型号5CSEMA6F31C8N的Datasheet PDF文件第10页浏览型号5CSEMA6F31C8N的Datasheet PDF文件第11页浏览型号5CSEMA6F31C8N的Datasheet PDF文件第12页 
Electrical Characteristics  
Page 9  
Table 9 lists the Cyclone V OCT without calibration resistance tolerance to PVT  
changes.  
Table 9. OCT Without Calibration Resistance Tolerance Specifications for Cyclone V Devices  
Resistance Tolerance  
Symbol  
Description  
Conditions (V)  
CCIO = 3.0 and 2.5  
CCIO = 1.8 and 1.5  
Unit  
%
–C6  
–C7, –I7  
–C8, –A7  
Internal series termination  
without calibration  
(25-Ω setting)  
25-Ω RS  
V
V
30  
40  
40  
40  
50  
40  
40  
50  
40  
Internal series termination  
without calibration  
(25-Ω setting)  
25-Ω RS  
25-Ω RS  
50-Ω RS  
50-Ω RS  
50-Ω RS  
100-Ω RD  
30  
35  
30  
30  
35  
25  
40  
50  
40  
40  
50  
40  
%
Internal series termination  
without calibration  
(25-Ω setting)  
VCCIO = 1.2  
%
Internal series termination  
without calibration (50-Ω  
setting)  
V
CCIO = 3.0 and 2.5  
CCIO = 1.8 and 1.5  
%
Internal series termination  
without calibration  
(50-Ω setting)  
V
%
Internal series termination  
without calibration  
(50-Ω setting)  
V
CCIO = 1.2  
CCIO = 2.5  
%
Internal differential  
termination (100-Ω  
setting)  
V
%
Use Table 10 to determine the OCT variation after power-up calibration and  
Equation 1 to determine the OCT variation without recalibration.  
(2), (3), (4), (5), (6)  
Equation 1. OCT Variation Without Recalibration (1),  
dR  
dT  
dR  
dV  
ROCT = RSCAL 1 + ------ × ΔT------- × ΔV〉  
Notes to Equation 1:  
(1) The ROCT value calculated from Equation 1 shows the range of OCT resistance with the variation of temperature and  
VCCIO  
.
(2) RSCAL is the OCT resistance value at power-up.  
(3) ΔT is the variation of temperature with respect to the temperature at power up.  
(4) ΔV is the variation of voltage with respect to VCCIO at power up.  
(5) dR/dT is the percentage change of RSCAL with temperature.  
(6) dR/dV is the percentage change of RSCAL with voltage.  
July 2014 Altera Corporation  
Cyclone V Device Datasheet  

与5CSEMA6F31C8N相关器件

型号 品牌 获取价格 描述 数据表
5CSEMA6U23I7N INTEL

获取价格

Field Programmable Gate Array, 110000-Cell, CMOS, PBGA672, ROHS COMPLIANT, UBGA-672
5CSTD5 ALTERA

获取价格

Cyclone V Device Handbook
5CSTD6 ALTERA

获取价格

Cyclone V Device Handbook
5CSTFD5D5F31I7N INTEL

获取价格

Field Programmable Gate Array, 85000-Cell, CMOS, PBGA896, ROHS COMPLIANT, FBGA-896
5CSTFD6D5F31I7N INTEL

获取价格

Field Programmable Gate Array, 110000-Cell, CMOS, PBGA896, ROHS COMPLIANT, FBGA-896
5CSXC4 ALTERA

获取价格

Cyclone V Device Handbook
5CSXC5 ALTERA

获取价格

Cyclone V Device Handbook
5CSXC6 ALTERA

获取价格

Cyclone V Device Handbook
5CSXFC2C6U23C8 INTEL

获取价格

Field Programmable Gate Array, 25000-Cell, CMOS, PBGA672, UBGA-672
5CSXFC2C6U23I7LN INTEL

获取价格

Cyclone V Device Datasheet