Datasheet > 5AGXMB7H4F35C5N

5AGXMB7H4F35C5N

更新时间： 2023-08-15 00:00:00

品牌	Logo	应用领域
英特尔 - INTEL		栅
页数	文件大小	规格书
122页	2542K
描述
Field Programmable Gate Array, 622MHz, PBGA1152, ROHS COMPLIANT, FBGA-1152

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

5AGXMB7H4F35C5N 数据手册

浏览型号5AGXMB7H4F35C5N的Datasheet PDF文件第116页

浏览型号5AGXMB7H4F35C5N的Datasheet PDF文件第117页

浏览型号5AGXMB7H4F35C5N的Datasheet PDF文件第118页

浏览型号5AGXMB7H4F35C5N的Datasheet PDF文件第119页

浏览型号5AGXMB7H4F35C5N的Datasheet PDF文件第121页

浏览型号5AGXMB7H4F35C5N的Datasheet PDF文件第122页

Page 50

Glossary

Table 57. Glossary (Part 3 of 4)

Letter

Subject

Definitions

Timing Diagram—the period of time during which the data must be valid in order to capture

it correctly. The setup and hold times determine the ideal strobe position within the sampling

window, as shown:

SW (sampling

window)

Bit Time

Sampling Window

(SW)

RSKM

0.5 x TCCS

The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values.

The AC values indicate the voltage levels at which the receiver must meet its timing

specifications. The DC values indicate the voltage levels at which the final logic state of the

receiver is unambiguously defined. After the receiver input has crossed the AC value, the

receiver changes to the new logic state.

The new logic state is then maintained as long as the input stays beyond the DC threshold.

This approach is intended to provide predictable receiver timing in the presence of input

waveform ringing:

Single-Ended Voltage Referenced I/O Standard

Single-ended

voltage

V_CCIO

referenced I/O

standard

V_OH

V_{IH AC}

(

)

V_IH(DC)

V_REF

V_IL(DC)

V_IL(AC

)

V_OL

V_SS

t_C

High-speed receiver and transmitter input and output clock period.

The timing difference between the fastest and slowest output edges, including t_COvariation

and clock skew, across channels driven by the same PLL. The clock is included in the TCCS

measurement (refer to the Timing Diagram figure under SW in this table).

TCCS (channel-

to-channel-skew)

High-speed I/O block—Duty cycle on the high-speed transmitter output clock.

Timing Unit Interval (TUI)

t_DUTY

The timing budget allowed for skew, propagation delays, and the data sampling window.

(TUI = 1/(receiver input clock frequency multiplication factor) = t_C/w)

t_FALL

Signal high-to-low transition time (80-20%)

Cycle-to-cycle jitter tolerance on the PLL clock input.

Period jitter on the general purpose I/O driven by a PLL.

Period jitter on the dedicated clock output driven by a PLL.

Signal low-to-high transition time (20-80%)

—

t_INCCJ

t_{OUTPJ_IO}

t_{OUTPJ_DC}

t_RISE

—

Arria V GZ Device Datasheet

December 2013 Altera Corporation

1...117 118 119120121 122

中文翻译

下载PDF

与5AGXMB7H4F35C5N相关器件

型号	品牌	描述	获取价格	数据表
5AGXMB7H6F35I3	INTEL	Field Programmable Gate Array, 670MHz, PBGA1152, FBGA-1152	获取价格
5AGXMB7K4F40C5N	INTEL	Field Programmable Gate Array, 622MHz, PBGA1517, ROHS COMPLIANT, FBGA-1517	获取价格
5AGXMB7K6F40C5	INTEL	Field Programmable Gate Array, 622MHz, PBGA1517, FBGA-1517	获取价格
5AGXMB7K6F40I3	INTEL	Field Programmable Gate Array, 670MHz, PBGA1517, FBGA-1517	获取价格
5AGXMD3D427C4N	ALTERA	Arria V Device Handbook	获取价格
5AGXMD3D427I4N	ALTERA	Arria V Device Handbook	获取价格