ISL78840ASRH, ISL78841ASRH, ISL78843ASRH, ISL78845ASRH
the average output current can be calculated from
Equation 5:
Gate Drive
The ISL7884xASRH is capable of sourcing and sinking 1A
peak current. To limit the peak current through the IC, an
optional external resistor may be placed between the
totem-pole output of the IC (OUT pin) and the gate of
the MOSFET. This small series resistor also damps any
oscillations caused by the resonant tank of the parasitic
inductances in the traces of the board and the FET’s input
capacitance. TID environment of >50krads requires the
use of a bleeder resistor of 10k from OUT pin to GND.
(EQ. 5)
I
= Qg × f
OUT
To optimize noise immunity, bypass V
to GND with a
and GND pins as
DD
ceramic capacitor as close to the V
possible.
DD
V
- The 5.00V reference voltage output. +1.0/-1.5%
REF
tolerance over line, load and operating temperature. The
recommended bypass to GND cap is in the range 0.1µF
to 0.22µF. A typical value of 0.15µF can be used.
Slope Compensation
For applications where the maximum duty cycle is less
than 50%, slope compensation may be used to improve
noise immunity, particularly at lighter loads. The amount
of slope compensation required for noise immunity is
determined empirically, but is generally about 10% of the
full scale current feedback signal. For applications where
the duty cycle is greater than 50%, slope compensation
is required to prevent instability.
Functional Description
Features
The ISL7884xASRH current mode PWM makes an ideal
choice for low-cost flyback and forward topology
applications. With its greatly improved performance over
industry standard parts, it is the obvious choice for new
designs or existing designs which require updating.
Slope compensation may be accomplished by summing
an external ramp with the current feedback signal or by
subtracting the external ramp from the voltage feedback
error signal. Adding the external ramp to the current
feedback signal is the more popular method.
Oscillator
The ISL7884xASRH has a sawtooth oscillator with a
programmable frequency range to 2MHz, which can be
programmed with a resistor from V
GND on the RTCT pin. (Please refer to Figure 4 for the
and a capacitor to
REF
From the small signal current-mode model [1] it can be
shown that the naturally-sampled modulator gain, Fm,
without slope compensation is calculated in Equation 6:
resistor and capacitance required for a given frequency).
Soft-Start Operation
1
Soft-start must be implemented externally. One method,
illustrated below, clamps the voltage on COMP.
-------------------
Fm =
(EQ. 6)
SnTsw
where Sn is the slope of the sawtooth signal and tsw is
the duration of the half-cycle. When an external ramp is
added, the modulator gain becomes Equation 7:
V
REF
1
1
(EQ. 7)
------------------------------------
-------------------------
Fm =
=
D1
C1
R1
(Sn + Se)tsw
m Sntsw
c
COMP
GND
Q1
where Se is slope of the external ramp and becomes
Equation 8:
Se
Sn
-------
m
= 1 +
(EQ. 8)
c
The criteria for determining the correct amount of
external ramp can be determined by appropriately
FIGURE 5. SOFT-START
setting the damping factor of the double-pole located at
the switching frequency. The double-pole will be critically
damped if the Q-factor is set to 1, over-damped for Q <
1, and under-damped for Q > 1. An under-damped
condition may result in current loop instability.
The COMP pin is clamped to the voltage on capacitor C
1
plus a base-emitter junction by transistor Q . C is
1
1
charged from V
through resistor R and the base
REF
1
current of Q . At power-up C is fully discharged, COMP
1
1
is at ~0.7V, and the duty cycle is zero. As C1 charges,
the voltage on COMP increases, and the duty cycle
1
(EQ. 9)
-------------------------------------------------
Q =
π(m (1 – D) – 0.5)
c
increases in proportion to the voltage on C . When COMP
1
reaches the steady state operating point, the control loop
takes over and soft start is complete. C continues to
1
charge up to V
and no longer affects COMP. During
REF
power down, diode D1 quickly discharges C1 so that the
soft start circuit is properly initialized prior to the next
power on sequence.
FN6991.0
December 21, 2009
7