Datasheet > 5962-9067101MRA

5962-9067101MRA

更新时间： 2024-01-09 04:57:45

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
16页	552K
描述
LVDT Signal Conditioner

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

5962-9067101MRA 技术参数

生命周期：	Active	零件包装代码：	DIP
包装说明：	DIP,	针数：	20
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.8
转换器类型：	SIGNAL CONDITIONER	JESD-30 代码：	R-GDIP-T20
JESD-609代码：	e0	最大负电源电压：	-18 V
最小负电源电压：	-12 V	标称负供电电压：	-15 V
功能数量：	1	端子数量：	20
最高工作温度：	125 °C	最低工作温度：	-55 °C
封装主体材料：	CERAMIC, GLASS-SEALED	封装代码：	DIP
封装形状：	RECTANGULAR	封装形式：	IN-LINE
峰值回流温度（摄氏度）：	NOT SPECIFIED	认证状态：	Qualified
筛选级别：	MIL-STD-883	最大供电电压：	18 V
最小供电电压：	12 V	标称供电电压：	15 V
表面贴装：	NO	温度等级：	MILITARY
端子面层：	TIN LEAD	端子形式：	THROUGH-HOLE
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
Base Number Matches：	1

5962-9067101MRA 数据手册

AD598

8. C2, C3 and C4 are a function of the desired bandwidth of

the AD598 position measurement subsystem. They should

be nominally equal values.

For no offset adjustment R3 and R4 should be open circuit.

To design a circuit producing a 0 V to +10 V output for a

displacement of ±0.1 inch, set V_OUTto +10 V, d = 0.2 inch

and solve Equation (1) for R2.

C2 = C3 = C4 = 10^–4Farad Hz/f_SUBSYSTEM(Hz)

If the desired system bandwidth is 250 Hz, then

C2 = C3 = C4 = 10^–4Farad Hz/250 Hz = 0.4 µF

R2 = 37.6 kΩ

This will produce a response shown in Figure 10.

See Figures 13, 14 and 15 for more information about

AD598 bandwidth and phase characterization.

V_OUT(VOLTS)

9. In order to Compute R2, which sets the AD598 gain or full-

scale output range, several pieces of information are needed:

–

0.1 d (INCHES)

0.1

a. LVDT sensitivity, S

–

b. Full-scale core displacement, d

Figure 10. V_OUT(±5 V Full Scale)

vs. Core Displacement (±0.1 Inch)

c. Ratio of manufacturer recommended primary drive level,

_PRIto (V_A+ V_B) computed in Step 4.

In Equation (2) set V_OS= 5 V and solve for R3 and R4.

Since a positive offset is desired, let R4 be open circuit.

LVDT sensitivity is listed in the LVDT manufacturer’s cata-

log and has units of millivolts output per volts input per inch

displacement. The E100 has a sensitivity of 2.4 mV/V/mil.

In the event that LVDT sensitivity is not given by the manu-

facturer, it can be computed. See section on Determining

LVDT Sensitivity.

Rearranging Equation (2) and solving for R3

1. 2 × R 2

R3 =

– 5 kΩ = 4.02 kΩ

For a full-scale displacement of d inches, voltage out of the

AD598 is computed as

Figure 11 shows the desired response.

(VOLTS)

OUT

V_PRI

V_OUT= S ×

× 500 µA × R2 × d.

(V +V_B)

–

0.1 d (INCHES)

0.1

V_OUTis measured with respect to the signal reference,

Pin 17 shown in Figure 7.

Solving for R2,

Figure 11. V_OUT(0 V–10 V Full Scale)

vs. Displacement (±0.1 Inch)

V_OUT×(V_A+V_B)

R2 =

(1)

S ×V_PRI× 500 µA × d

Note that V_PRIis the same signal level used in Step 4 to

determine (V_A+ V_B).

DESIGN PROCEDURE

SINGLE SUPPLY OPERATION

Figure 12 shows the single supply connection method.

For V_OUT= 20 V full-scale range (±10 V) and d = 0.2 inch

full-scale displacement (±0.1 inch),

For single supply operation, repeat Steps 1 through 10 of the

design procedure for dual supply operation, then complete the

additional Steps 11 through 14 below. R5, R6 and C5 are addi-

tional component values to be determined. V_OUTis measured

with respect to SIGNAL REFERENCE.

20V × 2. 70 V

2. 4 × 3 × 500 µA × 0.2

R2 =

= 75.3 kΩ

V_OUTas a function of displacement for the above example is

shown in Figure 9.

11. Compute a maximum value of R5 and R6 based upon the

relationship

V_OUT(VOLTS)

R5 + R6 ≤ V_PS/100 µA

12. The voltage drop across R5 must be greater than

–

0.1 d (INCHES)

0.1

1. 2 V

R 4 + 5 k Ω

V_OUT

4 × R2

2 +10 kΩ*

+ 250 µA +

Volts

–

Therefore

Figure 9. V_OUT(±10 V Full Scale)

vs. Core Displacement (±0.1 Inch)

1.2 V

R4+5kΩ

V_OUT

4×R2

10. Selections of R3 and R4 permit a positive or negative output

voltage offset adjustment.

2+10 kΩ*

+250 µA +

R5≥

Ohms

100 µA

*These values have ±20% tolerance.

= 1. 2 V × R 2 ×

–

(2)

R 3 + 5 k Ω* R 4 + 5 k Ω*

Based upon the constraints of R5 + R6 (Step 11) and R5

(Step 12), select an interim value of R6.

*These values have a ±20% tolerance.

REV. A

–7–

1...4 5 678 9 10...16

下载PDF

与5962-9067101MRA相关器件

型号	品牌	描述	获取价格	数据表
5962-9067501M3X	TI	ALS SERIES, 9-BIT DRIVER, TRUE OUTPUT, CQCC28, CERAMIC, QCC-28	获取价格
5962-9067501MKA	ACTEL	Bus Driver, ALS Series, 1-Func, 9-Bit, True Output, TTL, CDFP24, CERAMIC, FP-24	获取价格
5962-9067501MKX	TI	ALS SERIES, 9-BIT DRIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24	获取价格
5962-9067501MLA	WEDC	IC ALS SERIES, 9-BIT DRIVER, TRUE OUTPUT, CDIP24, CERAMIC, DIP-24, Bus Driver/Transceiver	获取价格
5962-9067501MLX	ETC	9-Bit D-Type Flip-Flop	获取价格
5962-9067502M3X	ETC	9-Bit D-Type Flip-Flop	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-9067101MRA

5962-9067101MRA 技术参数

5962-9067101MRA 数据手册

与5962-9067101MRA相关器件

与5962-9067101MRA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-9067101MRA

5962-9067101MRA 技术参数

5962-9067101MRA 数据手册

与5962-9067101MRA相关器件

与5962-9067101MRA相关文章

您还可以找

您在本页遇到什么问题？