5秒后页面跳转
5962-89657013C PDF预览

5962-89657013C

更新时间: 2023-02-26 16:00:56
品牌 Logo 应用领域
美信 - MAXIM /
页数 文件大小 规格书
5页 31K
描述
D/A Converter, 1 Func, Parallel, Word Input Loading, CQCC28, CERAMIC, LCC-28

5962-89657013C 数据手册

 浏览型号5962-89657013C的Datasheet PDF文件第1页浏览型号5962-89657013C的Datasheet PDF文件第2页浏览型号5962-89657013C的Datasheet PDF文件第4页浏览型号5962-89657013C的Datasheet PDF文件第5页 
CONDITIONS  
-55 °C <=TA<= +125°C 1/  
Unless otherwise specified  
Group A  
Subgroup  
Device  
type  
Limits  
Min  
Limits Units  
Max  
TEST  
Symbol  
01,02,03  
Power-Supply  
Rejection Ratio  
PSRR  
1
2,3  
V
DD=10.8V, VDD=12V±5%  
±0.01  
±0.02  
%/%  
1
2,3  
V
V
DD=10.8V, VDD=VDD MAX -  
DD MIN  
±0.01  
±0.02  
-70 dB  
All  
All  
Output Capacitance  
(IOUTA, IOUTB)  
COUT  
DAC A, DAC B loaded with 0s  
4
4
DAC A, DAC B loaded with 1s  
VREFA=20Vp-p, 10kHz sine  
to IOUTA wave, VREFB=0V  
140  
dB  
VREFA  
All  
Channel-to-Channel  
Isolation  
-84  
VREFB to VREFB=20Vp-p, 10kHz sine  
IOUTB  
wave, VREFA=0V  
TIMING  
01,02,03  
01,02,03  
All  
Address Valid to  
Write-setup Time  
Address Valid to  
Write-hold Time  
Data-setup Time  
t1  
t2  
t3  
t4  
t5  
9
20  
30  
15  
25  
60  
80  
25  
0
ns  
ns  
ns  
ns  
ns  
10,11  
9
10,11  
9
10,11  
9,10,11  
9,10,11  
All  
Data-hold Time  
Chip Select or Update  
to Write-setup Time  
01,02,03  
9
80  
100  
0
04,05,06  
All  
10,11  
9,10,11  
Chip Select orUpdate  
to Write Hold Time  
Write Pulse Width  
t6  
t7  
t8  
ns  
ns  
ns  
All  
All  
9
80  
100  
80  
10,11  
9
Clear Pulse Width  
10,11  
100  
NOTE 1: Conditions unless otherwise specified, 4.5VVDD5.5V. VDD=10.8V to 16.5V, AGND=DGND=0V,  
use maximum possible reference voltage.  
NOTE 2: Typical number, for design aid only.  
MODE SELECTION TABLE:  
MX7537  
___  
CLR  
___  
UPD  
___  
CS  
1
X
X
0
0
0
0
1
___  
WR  
X
1
X
0
0
0
0
0
A1  
X
X
X
0
A0  
X
X
X
0
Function  
1
1
0
1
1
1
1
1
1
1
X
1
1
1
1
0
No data transfer  
No data transfer  
All registers cleared  
DAC A LS input register loaded with D7-D0  
DAC A MS input register loaded with D3-D0  
DAC B LS input register loaded with D7-D0  
0
1
1
0
1
X
1
X
DAC B MS input register loaded with D3-D0  
DAC A, DAC B registers updated simultaneously from input  
registers. Input registers not changed.  
1
0
0
0
X
X
DAC A, DAC B registers are transparent. Input registers loaded.  
X = Don’t care  
----------------------- Electrical Characteristics of MX7537/47/883B for /883B  
and SMD 5962-87763 and SMD 5962-89657  
19-0057  
Page 4 of  
Rev. C  
7

与5962-89657013C相关器件

型号 品牌 描述 获取价格 数据表
5962-8965701LC ADI DUAL, PARALLEL, WORD INPUT LOADING, 0.8us SETTLING TIME, 12-BIT DAC, CDIP24, 1.280 X 0.300

获取价格

5962-8965701LX ETC 12-Bit Digital-to-Analog Converter

获取价格

5962-89657023A ADI Dual 12-Bit CMOS DAC with Parallel Load Input Structure

获取价格

5962-89657023B ADI IC DUAL, PARALLEL, WORD INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CQCC28, CERAMIC,

获取价格

5962-89657023C ADI IC DUAL, PARALLEL, WORD INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CQCC28, CERAMIC,

获取价格

5962-89657023C MAXIM D/A Converter, 1 Func, Parallel, Word Input Loading, CQCC28, CERAMIC, LCC-28

获取价格