CONDITIONS
-55 °C <=TA<= +125°C 1/
Unless otherwise specified
Group A
Subgroup
Device
type
Limits
Min
Limits Units
Max
TEST
Symbol
01,02,03
Power-Supply
Rejection Ratio
PSRR
1
2,3
V
DD=10.8V, ∆VDD=12V±5%
±0.01
±0.02
%/%
1
2,3
V
V
DD=10.8V, ∆VDD=VDD MAX -
DD MIN
±0.01
±0.02
-70 dB
All
All
Output Capacitance
(IOUTA, IOUTB)
COUT
DAC A, DAC B loaded with 0s
4
4
DAC A, DAC B loaded with 1s
VREFA=20Vp-p, 10kHz sine
to IOUTA wave, VREFB=0V
140
dB
VREFA
All
Channel-to-Channel
Isolation
-84
VREFB to VREFB=20Vp-p, 10kHz sine
IOUTB
wave, VREFA=0V
TIMING
01,02,03
01,02,03
All
Address Valid to
Write-setup Time
Address Valid to
Write-hold Time
Data-setup Time
t1
t2
t3
t4
t5
9
20
30
15
25
60
80
25
0
ns
ns
ns
ns
ns
10,11
9
10,11
9
10,11
9,10,11
9,10,11
All
Data-hold Time
Chip Select or Update
to Write-setup Time
01,02,03
9
80
100
0
04,05,06
All
10,11
9,10,11
Chip Select orUpdate
to Write Hold Time
Write Pulse Width
t6
t7
t8
ns
ns
ns
All
All
9
80
100
80
10,11
9
Clear Pulse Width
10,11
100
NOTE 1: Conditions unless otherwise specified, 4.5V≤VDD≤5.5V. VDD=10.8V to 16.5V, AGND=DGND=0V,
use maximum possible reference voltage.
NOTE 2: Typical number, for design aid only.
MODE SELECTION TABLE:
MX7537
___
CLR
___
UPD
___
CS
1
X
X
0
0
0
0
1
___
WR
X
1
X
0
0
0
0
0
A1
X
X
X
0
A0
X
X
X
0
Function
1
1
0
1
1
1
1
1
1
1
X
1
1
1
1
0
No data transfer
No data transfer
All registers cleared
DAC A LS input register loaded with D7-D0
DAC A MS input register loaded with D3-D0
DAC B LS input register loaded with D7-D0
0
1
1
0
1
X
1
X
DAC B MS input register loaded with D3-D0
DAC A, DAC B registers updated simultaneously from input
registers. Input registers not changed.
1
0
0
0
X
X
DAC A, DAC B registers are transparent. Input registers loaded.
X = Don’t care
----------------------- Electrical Characteristics of MX7537/47/883B for /883B
and SMD 5962-87763 and SMD 5962-89657
19-0057
Page 4 of
Rev. C
7