Datasheet > 5962-88659013A

5962-88659013A

更新时间： 2024-02-12 07:46:58

品牌	Logo	应用领域
亚德诺 - ADI		转换器
页数	文件大小	规格书
8页	325K
描述
Microprocessor-Compatible 12-Bit D/A Converter

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

5962-88659013A 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Active	零件包装代码：	QLCC
包装说明：	QCCN, LCC28,.45SQ	针数：	28
Reach Compliance Code：	unknown	ECCN代码：	3A001.A.2.C
HTS代码：	8542.39.00.01	风险等级：	1.53
转换器类型：	D/A CONVERTER	输入位码：	BINARY
输入格式：	PARALLEL, WORD	JESD-30 代码：	S-CQCC-N28
JESD-609代码：	e0	长度：	11.43 mm
最大线性误差 (EL)：	0.018%	标称负供电电压：	-15 V
位数：	12	功能数量：	1
端子数量：	28	最高工作温度：	125 °C
最低工作温度：	-55 °C	封装主体材料：	CERAMIC, METAL-SEALED COFIRED
封装代码：	QCCN	封装等效代码：	LCC28,.45SQ
封装形状：	SQUARE	封装形式：	CHIP CARRIER
峰值回流温度（摄氏度）：	NOT APPLICABLE	电源：	+-12/+-15 V
认证状态：	Qualified	筛选级别：	38535Q/M;38534H;883B
座面最大高度：	2.54 mm	最大稳定时间：	4 µs
标称安定时间 (tstl)：	3 µs	子类别：	Other Converters
最大压摆率：	25 mA	标称供电电压：	15 V
表面贴装：	YES	技术：	BIPOLAR
温度等级：	MILITARY	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	NO LEAD	端子节距：	1.27 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	NOT APPLICABLE
宽度：	11.43 mm	Base Number Matches：	1

5962-88659013A 数据手册

AD667

The AD667 data and control inputs will float to a Logic 0 if left

open. It is recommended that any unused inputs be connected

to power ground to improve noise immunity.

Fanout for the AD667 is 100 when used with a standard low

power Schottky gate output device.

8-BIT MICROPROCESSOR INTERFACE

The AD667 interfaces easily to 8-bit microprocessor systems of

all types. The control logic makes possible the use of right- or

left-justified data formats.

Whenever a 12-bit DAC is loaded from an 8-bit bus, two bytes

are required. If the program considers the data to be a 12-bit

binary fraction (between 0 and 4095/4096), the data is left-

justified, with the eight most significant bits in one byte and the

remaining bits in the upper half of another byte. Right-justified

data calls for the eight least significant bits to occupy one byte,

with the 4 most significant bits residing in the lower half of an-

other byte, simplifying integer arithmetic.

Figure 5. AD667 Block Diagram

It is permissible to enable more than one of the latches simulta-

neously. If a first rank latch is enabled coincident with the sec-

ond rank latch, the data will reach the second rank correctly if

the “WRITE CYCLE #1” timing specifications are met.

Table II. AD667 Truth Table

CS A3 A2 A1 A0 Operation

No Operation

Enable 4 LSBs of First Rank

Enable 4 Middle Bits of First Rank

Enable 4 MSBs of First Rank

Loads Second Rank from First Rank

All Latches Transparent

“X” = Don’t Care.

Figure 7. 12-Bit Data Formats for 8-Bit Systems

INPUT CODING

Figure 8 shows an addressing scheme for use with an AD667 set

up for left-justified data in an 8-bit system. The base address is

decoded from the high-order address bits and the resultant

active-low signal is applied to CS. The two LSBs of the address

bus are connected as shown to the AD667 address inputs. The

latches now reside in two consecutive locations, with location

X01 loading the four LSBs and location X10 loading the eight

MSBs and updating the output.

The AD667 uses positive-true binary input coding. Logic “1” is

represented by an input voltage greater than 2.0 V and Logic

“0” is defined as an input voltage less than 0.8 V.

Unipolar coding is straight binary, where all zeroes (000_H) on

the data inputs yields a zero analog output and all ones (FFF_H)

yields an analog output 1 LSB below full scale.

Bipolar coding is offset binary, where an input code of 000_H

yields a minus full-scale output, an input of FFF_Hyields an out-

put 1 LSB below positive full scale, and zero occurs for an input

code with only the MSB on (800_H).

The AD667 can be used with twos complement input coding if

an inverter is used on the MSB (DB11).

DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 1.4 volts and

does not vary with supply voltage. The input lines can thus in-

terface with any type of 5 volt logic. The configuration of the in-

put circuit is shown in Figure 6.

Figure 8. Left-Justified 8-Bit Bus Interface

Figure 6. Equivalent Digital Input Circuit

REV. A

–7–

1...4 5 678

下载PDF

与5962-88659013A相关器件

型号	品牌	描述	获取价格	数据表
5962-88659013X	ETC	12-Bit Digital-to-Analog Converter	获取价格
5962-8865901XA	ADI	Microprocessor-Compatible 12-Bit D/A Converter	获取价格
5962-8865901XX	ETC	12-Bit Digital-to-Analog Converter	获取价格
5962-8866	ETC	MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 32K X 8 STATIC RAM (SRAM), MONOLITHIC SILICON	获取价格
5962-88661013A	IDT	LCC-28, Tube	获取价格
5962-88661013X	ETC	9-Bit Bus Transceiver	获取价格

与5962-88659013A相关文章

AD637数据手册解读：主要特性、引脚及其功能解读、电气参数
2024-05-21

2
ADUM1201资料手册解读：参数分析、引脚说明、应用分析
2024-05-21

2
一文带你了解压敏电阻器在直流电路中的过压保护作用
2024-05-21

2
可控硅触发板选型指南
2024-05-21

2

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-88659013A

5962-88659013A 技术参数

5962-88659013A 数据手册

与5962-88659013A相关器件

与5962-88659013A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-88659013A

5962-88659013A 技术参数

5962-88659013A 数据手册

与5962-88659013A相关器件

与5962-88659013A相关文章

您还可以找

您在本页遇到什么问题？