5秒后页面跳转
捷配首页

Datasheet > 5962-8862801VZA
5962-8862801VZA PDF预览

5962-8862801VZA

更新时间： 2024-02-29 12:13:24
品牌 Logo 应用领域
其他 - ETC 显示器总线控制器外围集成电路数据传输LORA通信时钟
页数 文件大小 规格书
52页 1271K
描述
BCRT Bus Controller/Remote Terminal/Monitor

阅读下载

获取价格

5962-8862801VZA 技术参数

生命周期：Obsolete包装说明：CERAMIC, LCC-84
Reach Compliance Code：unknownHTS代码：8542.31.00.01
风险等级：5.74地址总线宽度：16
边界扫描：NO通信协议：MIL STD 1553B
最大数据传输速率：0.125 MBps外部数据总线宽度：16
JESD-30 代码：S-CQCC-N84低功率模式：NO
串行 I/O 数：2端子数量：84
最高工作温度：125 °C最低工作温度：-55 °C
封装主体材料：CERAMIC, METAL-SEALED COFIRED封装代码：QCCN
封装形状：SQUARE封装形式：CHIP CARRIER
认证状态：Not Qualified筛选级别：MIL-STD-883
最大供电电压：5.5 V最小供电电压：4.5 V
标称供电电压：5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：NO LEAD端子位置：QUAD
uPs/uCs/外围集成电路类型：SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553Base Number Matches：1

5962-8862801VZA 数据手册

 浏览型号5962-8862801VZA的Datasheet PDF文件第3页浏览型号5962-8862801VZA的Datasheet PDF文件第4页浏览型号5962-8862801VZA的Datasheet PDF文件第5页浏览型号5962-8862801VZA的Datasheet PDF文件第7页浏览型号5962-8862801VZA的Datasheet PDF文件第8页浏览型号5962-8862801VZA的Datasheet PDF文件第9页 
7
8
9
[0]  
[0]  
[1]  
Channel B Enabled. A logic one indicates that Channel B is available for  
both reception and transmission.  
Channel A Enabled. A logic one indicates that Channel A is available for  
both reception and transmission.  
Terminal Flag Enabled. A logic one indicates that the Bus Controller has  
not issued an Inhibit Terminal Flag mode code. A logic zero indicates that  
the Bus Controller, via the above mode code, is overriding the host sys-  
tem’s ability to set the Terminal Flag bit of the status word.  
10  
11  
12  
[0]  
[0]  
[0]  
Busy. A logic one indicates the Busy bit is set. This bit is reset when the  
SystemBusy bit in the Control Register is reset.  
Self-Test. A logic one indicates that the RTI is in the self-test mode. This  
bit isreset when the self-test is terminated.  
TA Parity Error. A logic one indicates the wrong Terminal Address parity;  
it causes the biphase inputs to be disabled and a message error condition.  
This bit is reset by reloading the terminal address latch with correct parity.  
13  
14  
15  
[0]  
[0]  
[0]  
Message Error. A logic one indicates that a message error has occurred  
since the last System Register read. This bit is not reset until the System  
Register has been examined and the message error condition is removed.  
Valid Message. A logic one indicates that a valid message has been  
received since the last System Register read. This bit is not reset until the  
System Register has been examined.  
Terminal Active. A logic one indicates the device is executing a transmit or  
receive operation. The state of this bit is the logical NAND of the external  
XMIT and RCV pins.  
SYSTEM REGISTER (READ ONLY)  
TERM  
ACTV  
VAL MESS TAPA SELF- BUSY  
TFEN CH A  
EN  
CH B  
EN  
CHNL  
A/B  
MC/  
SA  
MCSA MCSA MCSA MCSA MCSA  
MESS  
ERR  
ERR  
TEST  
4
3
2
1
0
[0]  
[0]  
[0]  
[0]  
[0]  
[1]  
[0]  
[0]  
[1]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
LSB  
[0]  
MSB  
[ ] defines reset state  
Figure 5. System Registers  
RTI-6  
1...3456789...52

下载PDF

与5962-8862801VZA相关器件

型号 品牌 描述 获取价格 数据表
5962-8862801VZC ETC BCRT Bus Controller/Remote Terminal/Monitor

获取价格
5962-8862801VZX ETC BCRT Bus Controller/Remote Terminal/Monitor

获取价格
5962-8862801XA ETC MIL-STD-1553/ARINC Bus Controller/RTU

获取价格
5962-8862801-XA ETC BCRT Bus Controller/Remote Terminal/Monitor

获取价格
5962-8862801XC ETC MIL-STD-1553/ARINC Bus Controller/RTU

获取价格
5962-8862801-XC ETC BCRT Bus Controller/Remote Terminal/Monitor

获取价格

与5962-8862801VZA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证