5秒后页面跳转
5962-86705 PDF预览

5962-86705

更新时间: 2024-11-23 06:30:23
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
8页 75K
描述
ULTRA HIGH SPEED 4K x 4 STATIC CMOS RAMS

5962-86705 数据手册

 浏览型号5962-86705的Datasheet PDF文件第2页浏览型号5962-86705的Datasheet PDF文件第3页浏览型号5962-86705的Datasheet PDF文件第4页浏览型号5962-86705的Datasheet PDF文件第5页浏览型号5962-86705的Datasheet PDF文件第6页浏览型号5962-86705的Datasheet PDF文件第7页 
P4C168, P4C169, P4C170  
ULTRA HIGH SPEED 4K x 4  
STATIC CMOS RAMS  
FEATURES  
Full CMOS, 6T Cell  
Fully TTL Compatible, Common I/O Ports  
Three Options  
High Speed (Equal Access and Cycle Times)  
– 12/15/20/25ns (Commercial)  
– 20/25/35ns (P4C168 Military)  
– P4C168 Low Power Standby Mode  
– P4C169 Fast Chip Select Control  
– P4C170 Fast Chip Select, Output Enable  
Controls  
Low Power Operation (Commercial)  
– 715 mW Active  
– 193 mW Standby (TTL Input) P4C168  
– 83 mW Standby (CMOS Input) P4C168  
Standard Pinout (JEDEC Approved)  
– P4C168: 20-pin DIP, SOJ and SOIC  
– P4C169: 20-pin DIP and SOIC  
– P4C170: 22-pin DIP  
Single 5V±10% Power Supply  
DESCRIPTION  
Access times as fast as 12 nanoseconds are available,  
permitting greatly enhanced system operating speeds.  
CMOS is used to reduce power consumption to a low 715  
mW active, 193 mW standby.  
TheP4C168, P4C169andP4C170areafamilyof16,384-  
bit ultra high-speed static RAMs organized as 4K x 4. All  
three devices have common input/output ports.The  
P4C168 enters the standby mode when the chip enable  
(CE) control goes high; with CMOS input levels, power  
consumptionisonly83mWinthismode. BoththeP4C169  
and the P4C170 offer a fast chip select access time that is  
only 67% of the address access time. In addition, the  
P4C170 includes an output enable (OE) control to elimi-  
natedatabuscontention.TheRAMsoperatefromasingle  
5V ± 10% tolerance power supply.  
TheP4C168andP4C169areavailablein20-pin(P4C170  
in 22-pin) 300 mil DIP packages providing excellent board  
leveldensities. TheP4C168isalsoavailablein20-pin300  
mil SOIC and SOJ packages.  
The P4C169 is also available in a 20-pin 300 mil SOIC  
package. TheP4C170isalsoavailableina22-pin300mil  
SOJ package.  
FUNCTIONAL BLOCK DIAGRAM  
PIN CONFIGURATIONS  
A
16,384-BIT  
ROW  
(7)  
MEMORY  
ARRAY  
SELECT  
A
A
A
A
A
A
A
A
1
2
3
4
20  
19  
18  
17  
V
A
A
A
A
A
A
A
A
A
A
A
A
1
2
3
4
22  
21  
20  
19  
V
A
A
A
A
0
1
CC  
11  
0
1
CC  
11  
A
2
3
4
5
10  
9
2
3
4
5
10  
9
I/O1  
I/O2  
I/O3  
I/O4  
INPUT  
DATA  
COLUMN I/O  
5
6
7
8
16  
15  
14  
13  
5
6
7
8
18  
17  
16  
15  
8
8
CONTROL  
I/O  
NC  
I/O  
4
I/O  
6
7
3
6
7
4
I/O  
I/O  
3
POWER  
DOWN  
2
COLUMN  
SELECT  
9
12  
11  
I/O  
9
14  
13  
12  
I/O  
2
CE, CS  
CS  
OE  
1
GND  
10  
10  
11  
I/O  
1
WE  
GND  
WE  
or  
CE  
CS  
P4C168  
DIP (P2, D2) DIP (P2)  
SOIC (S2)  
SOJ (J2)  
P4C169  
P4C170  
DIP (P3)  
TOP VIEW  
A
A
P4C168  
ONLY  
WE  
OE  
(5)  
SOIC (S2)  
NOTES: CE USED ON P4C168 ALSO FOR POWER DOWN FUNCTIONS  
CE USED ON P4C169 FAST CHIP SELECT  
TOP VIEW  
OE OUTPUT ENABLE FUNCTION ON P4C170 ONLY  
Means Quality, Service and Speed  
1Q97  
33