5秒后页面跳转
5962-8407101VRA PDF预览

5962-8407101VRA

更新时间: 2024-01-24 11:00:16
品牌 Logo 应用领域
德州仪器 - TI 驱动逻辑集成电路触发器
页数 文件大小 规格书
33页 2289K
描述
具有三态输出的八路边沿触发式 D 型触发器 | J | 20 | -55 to 125

5962-8407101VRA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.33系列:HC/UH
JESD-30 代码:R-GDIP-T20JESD-609代码:e0
长度:24.195 mm逻辑集成电路类型:BUS DRIVER
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT APPLICABLE传播延迟(tpd):345 ns
认证状态:Qualified筛选级别:MIL-PRF-38535 Class V
座面最大高度:5.08 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:TIN LEAD
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT APPLICABLE
宽度:7.62 mmBase Number Matches:1

5962-8407101VRA 数据手册

 浏览型号5962-8407101VRA的Datasheet PDF文件第6页浏览型号5962-8407101VRA的Datasheet PDF文件第7页浏览型号5962-8407101VRA的Datasheet PDF文件第8页浏览型号5962-8407101VRA的Datasheet PDF文件第10页浏览型号5962-8407101VRA的Datasheet PDF文件第11页浏览型号5962-8407101VRA的Datasheet PDF文件第12页 
SN54HC374, SN74HC374  
ZHCSPE9G DECEMBER 1982 REVISED APRIL 2022  
www.ti.com.cn  
8 Power Supply Recommendations  
The power supply can be any voltage between the minimum and maximum supply voltage rating located in the  
Recommended Operating Conditions. Each VCC terminal should have a good bypass capacitor to prevent power  
disturbance. A 0.1-μF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps  
to reject different frequencies of noise. The 0.1-μF and 1-μF capacitors are commonly used in parallel. The  
bypass capacitor should be installed as close to the power terminal as possible for best results.  
9 Layout  
9.1 Layout Guidelines  
When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many  
cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a  
triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left  
unconnected because the undefined voltages at the outside connections result in undefined operational states.  
All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the  
input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular  
unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever  
makes more sense for the logic function or is more convenient.  
Copyright © 2022 Texas Instruments Incorporated  
Submit Document Feedback  
9
Product Folder Links: SN54HC374 SN74HC374  
 
 
 

与5962-8407101VRA相关器件

型号 品牌 描述 获取价格 数据表
5962-8407101VSA TI 具有三态输出的八路边沿触发式 D 型触发器 | W | 20 | -55 to 125

获取价格

5962-8407101VSC ETC Octal D-Type Flip-Flop

获取价格

5962-8407201VRA TI OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

5962-8407201VSA TI OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

5962-8407201VSC ETC 8-Bit D-Type Latch

获取价格

5962-8407301EA RENESAS HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16, FRIT SEALED, CERDI

获取价格