5秒后页面跳转
5962-8407101VRA PDF预览

5962-8407101VRA

更新时间: 2024-01-04 22:10:16
品牌 Logo 应用领域
德州仪器 - TI 驱动逻辑集成电路触发器
页数 文件大小 规格书
33页 2289K
描述
具有三态输出的八路边沿触发式 D 型触发器 | J | 20 | -55 to 125

5962-8407101VRA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.33系列:HC/UH
JESD-30 代码:R-GDIP-T20JESD-609代码:e0
长度:24.195 mm逻辑集成电路类型:BUS DRIVER
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT APPLICABLE传播延迟(tpd):345 ns
认证状态:Qualified筛选级别:MIL-PRF-38535 Class V
座面最大高度:5.08 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:TIN LEAD
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT APPLICABLE
宽度:7.62 mmBase Number Matches:1

5962-8407101VRA 数据手册

 浏览型号5962-8407101VRA的Datasheet PDF文件第4页浏览型号5962-8407101VRA的Datasheet PDF文件第5页浏览型号5962-8407101VRA的Datasheet PDF文件第6页浏览型号5962-8407101VRA的Datasheet PDF文件第8页浏览型号5962-8407101VRA的Datasheet PDF文件第9页浏览型号5962-8407101VRA的Datasheet PDF文件第10页 
SN54HC374, SN74HC374  
ZHCSPE9G DECEMBER 1982 REVISED APRIL 2022  
www.ti.com.cn  
6 Parameter Measurement Information  
V
CC  
PARAMETER  
R
C
S1  
S2  
L
L
50 pF  
or  
t
Open  
Closed  
Closed  
Open  
PZH  
S1  
Test  
t
1 kΩ  
1 kΩ  
en  
t
R
Point  
PZL  
L
150 pF  
From Output  
Under Test  
t
PHZ  
Open  
Closed  
Open  
t
50 pF  
C
dis  
L
(see Note A)  
t
Closed  
PLZ  
S2  
50 pF  
or  
t
or t  
−−  
Open  
Open  
pd  
t
150 pF  
LOAD CIRCUIT  
V
CC  
Reference  
Input  
50%  
V
CC  
0 V  
V
High-Level  
Pulse  
50%  
50%  
t
t
h
su  
0 V  
V
CC  
t
Data  
w
90%  
t
90%  
50%  
10%  
50%  
10%  
Input  
CC  
Low-Level  
Pulse  
0 V  
50%  
50%  
t
f
r
0 V  
VOLTAGE WAVEFORMS  
VOLTAGE WAVEFORMS  
PULSE DURATIONS  
SETUP AND HOLD AND INPUT RISE AND FALL TIMES  
Output  
V
CC  
V
CC  
Control  
(Low-Level  
Enabling)  
Input  
50%  
50%  
t
50%  
50%  
0 V  
V
0 V  
t
PLH  
PHL  
t
t
PLZ  
PZL  
OH  
V  
CC  
50%  
V  
Output  
Waveform 1  
(See Note B)  
In-Phase  
Output  
CC  
90%  
t
90%  
50%  
10%  
50%  
10%  
10%  
t
V
OL  
V
OL  
t
r
f
t
t
t
PLH  
PZH  
PHZ  
PHL  
90%  
V
V
OH  
V
Output  
Waveform 2  
(See Note B)  
OH  
90%  
t
90%  
Out-of-  
Phase  
Output  
50%  
10%  
50%  
10%  
50%  
0 V  
OL  
t
f
r
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES  
NOTES: A.  
C includes probe and test-fixture capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following  
characteristics: PRR 1 MHz, Z = 50 Ω, t = 6 ns, t = 6 ns.  
O
r
f
D. For clock inputs, f  
is measured when the input duty cycle is 50%.  
max  
E. The outputs are measured one at a time with one input transition per measurement.  
F.  
G.  
H.  
t
and t  
and t  
are the same as t  
.
dis  
.
PLZ  
PZL  
PLH  
PHZ  
PZH  
t
are the same as t  
en  
are the same as t .  
t
and t  
PHL  
pd  
6-1. Load Circuit and Voltage Waveforms  
Copyright © 2022 Texas Instruments Incorporated  
Submit Document Feedback  
7
Product Folder Links: SN54HC374 SN74HC374  
 
 

与5962-8407101VRA相关器件

型号 品牌 描述 获取价格 数据表
5962-8407101VSA TI 具有三态输出的八路边沿触发式 D 型触发器 | W | 20 | -55 to 125

获取价格

5962-8407101VSC ETC Octal D-Type Flip-Flop

获取价格

5962-8407201VRA TI OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

5962-8407201VSA TI OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

5962-8407201VSC ETC 8-Bit D-Type Latch

获取价格

5962-8407301EA RENESAS HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16, FRIT SEALED, CERDI

获取价格