Datasheet > 591FA203M125DGR

591FA203M125DGR

更新时间： 2024-11-30 05:27:15

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
12页	115K
描述
Oscillator

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

591FA203M125DGR 技术参数

是否Rohs认证：	符合	生命周期：	Active
Reach Compliance Code：	compliant	风险等级：	5.57
Base Number Matches：	1

591FA203M125DGR 数据手册

Si590/591

1 ps MAX JITTER CRYSTAL OSCILLATOR (XO)

(10 MHZ TO 810 MHZ)

Features

Si5602



Available with any-frequency output

frequencies from 10 to 810 MHz



Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

–40 to +85 ºC operating

temperature range



3rd generation DSPLL with superior

jitter performance: 1 ps max jitter

Better frequency stability than SAW-

based oscillators



Internal fundamental mode crystal

ensures high reliability

Ordering Information:

Applications

See page 7.



SONET/SDH (OC-3/12/48)

Networking

SD/HD SDI/3G SDI video



Test and measurement

Storage

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

Description

(Top View)

The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si590/591 supports any

frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique

crystal is required for each output frequency, the Si590/591 uses one fixed

crystal to provide a wide range of output frequencies. This IC based

approach allows the crystal resonator to provide exceptional frequency

stability and reliability. In addition, DSPLL clock synthesis provides superior

supply noise rejection, simplifying the task of generating low jitter clocks in

noisy environments typically found in communication systems. The

Si590/591 IC based XO is factory configurable for a wide variety of user

specifications including frequency, supply voltage, output format, and

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

V_DD

CLK–

CLK+

GND

Si590 (LVDS/LVPECL/CML)

V_DD

Functional Block Diagram

V_DD

CLK– CLK+

GND

CLK

Si590 (CMOS)

17 k*

Any-rate

10–810 MHz

DSPLL^®

Clock

Synthesis

Fixed

Frequency

V_DD

CLK–

CLK+

17 k*

GND

Si591 (LVDS/LVPECL/CML)

*Note: Output Enable High/Low Options Available – See Ordering Information

GND

Rev. 1.0 8/11

Si590/591

12 3 4 5 6 7...12

中文翻译

下载PDF

与591FA203M125DGR相关器件

型号	品牌	获取价格	描述	数据表
591FB148M352DG	SILICON	获取价格	1 ps MAX JITTER CRYSTAL OSCILLATOR
591FB148M352DGR	SILICON	获取价格	1 ps MAX JITTER CRYSTAL OSCILLATOR
591FB250M000DGR	SILICON	获取价格	Oscillator
591FB270M000DGR	SILICON	获取价格	LVDS Output Clock Oscillator,
591FC148M352DG	SILICON	获取价格	1 ps MAX JITTER CRYSTAL OSCILLATOR
591FC148M352DGR	SILICON	获取价格	1 ps MAX JITTER CRYSTAL OSCILLATOR
591FC810M000DG	SILICON	获取价格	LVDS Output Clock Oscillator
591FC810M000DGR	SILICON	获取价格	LVDS Output Clock Oscillator
591G148M352DG	SILICON	获取价格	1 ps MAX JITTER CRYSTAL OSCILLATOR
591G148M352DGR	SILICON	获取价格	1 ps MAX JITTER CRYSTAL OSCILLATOR

与591FA203M125DGR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

49
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

38
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

67
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

62

产品中心

服务支持

精选活动

关于我们

帮助中心

591FA203M125DGR

591FA203M125DGR 技术参数

591FA203M125DGR 数据手册

与591FA203M125DGR相关器件

与591FA203M125DGR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

591FA203M125DGR

591FA203M125DGR 技术参数

591FA203M125DGR 数据手册

与591FA203M125DGR相关器件

与591FA203M125DGR相关文章

您还可以找

您在本页遇到什么问题？