5秒后页面跳转
570AAC000199DG PDF预览

570AAC000199DG

更新时间: 2024-11-30 09:40:47
品牌 Logo 应用领域
芯科 - SILICON /
页数 文件大小 规格书
36页 562K
描述
Oscillator, 10MHz Min, 280MHz Max, 280MHz Nom

570AAC000199DG 技术参数

是否Rohs认证: 符合生命周期:Active
Reach Compliance Code:compliant风险等级:5.57
安装特点:SURFACE MOUNT端子数量:8
最大工作频率:280 MHz最小工作频率:10 MHz
标称工作频率:280 MHz最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:CERAMIC
封装等效代码:LCC8,.2X.28,100电源:3.3 V
认证状态:Not Qualified子类别:Other Oscillators
最大压摆率:130 mA标称供电电压:3.3 V
表面贴装:YESBase Number Matches:1

570AAC000199DG 数据手册

 浏览型号570AAC000199DG的Datasheet PDF文件第2页浏览型号570AAC000199DG的Datasheet PDF文件第3页浏览型号570AAC000199DG的Datasheet PDF文件第4页浏览型号570AAC000199DG的Datasheet PDF文件第5页浏览型号570AAC000199DG的Datasheet PDF文件第6页浏览型号570AAC000199DG的Datasheet PDF文件第7页 
Si570/Si571  
10 MHZ TO 1.4 GHZ I2C PROGRAMMABLE XO/VCXO  
Features  
Any programmable output  
frequencies from 10 to 945 MHz and  
select frequencies to 1.4 GHz  
Internal fixed crystal frequency  
ensures high reliability and low  
aging  
2
Available LVPECL, CMOS,  
LVDS, and CML outputs  
Industry-standard 5x7 mm  
package  
Pb-free/RoHS-compliant  
1.8, 2.5, or 3.3 V supply  
I C serial interface  
®
3rd generation DSPLL with superior  
jitter performance  
3x better frequency stability than  
SAW-based oscillators  
Applications  
Ordering Information:  
SONET/SDH  
xDSL  
10 GbE LAN/WAN  
ATE  
High performance  
instrumentation  
Low-jitter clock generation  
Optical modules  
Clock and data recovery  
See page 31.  
Pin Assignments:  
See page 30.  
Description  
(Top View)  
®
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL  
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-  
programmable to any output frequency from 10 to 945 MHz and select frequencies  
SDA  
7
2
NC  
VDD  
1
2
3
6
5
4
to 1400 MHz with <1 ppb resolution. The device is programmed via an I C serial  
interface. Unlike traditional XO/VCXOs where a different crystal is required for  
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL  
clock synthesis IC to provide any-frequency operation. This IC-based approach  
allows the crystal resonator to provide exceptional frequency stability and  
reliability. In addition, DSPLL clock synthesis provides superior supply noise  
rejection, simplifying the task of generating low-jitter clocks in noisy environments  
typically found in communication systems.  
OE  
CLK–  
CLK+  
GND  
8
SCL  
Functional Block Diagram  
Si570  
CLK- CLK+  
VDD  
SDA  
7
OE  
VC  
VDD  
1
2
3
6
5
4
10-1400 MHz  
DSPLLClock  
Synthesis  
Fixed  
Frequency  
XO  
SDA  
SCL  
OE  
CLK–  
CLK+  
Si571 only  
GND  
ADC  
8
SCL  
GND  
Si571  
VC  
Rev. 1.6 6/18  
Copyright © 2018 by Silicon Laboratories  
Si570/Si571  

与570AAC000199DG相关器件

型号 品牌 获取价格 描述 数据表
570AAC000199DGR SILICON

获取价格

ANY, I2C PROGRAMMABLE XO
570AAC000248DG SILICON

获取价格

ANY, I2C PROGRAMMABLE XO
570AAC000248DGR SILICON

获取价格

ANY, I2C PROGRAMMABLE XO
570AAC000270DG SILICON

获取价格

LVPECL Output Clock Oscillator,
570AAC000270DGR SILICON

获取价格

LVPECL Output Clock Oscillator,
570AAC000273DGR SILICON

获取价格

ANY, I2C PROGRAMMABLE XO
570AAC000282DG SILICON

获取价格

ANY, I2C PROGRAMMABLE XO
570AAC000282DGR SILICON

获取价格

ANY, I2C PROGRAMMABLE XO
570AAC000290DG SILICON

获取价格

ANY, I2C PROGRAMMABLE XO
570AAC000290DGR SILICON

获取价格

ANY, I2C PROGRAMMABLE XO