Si534
Table 2. CLK± Output Frequency Characteristics (Continued)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
4
Powerup Time
tOSC
—
—
10
20
ms
Both FS[1] and FS[0] changing
simultaneously
Settling Time After FS[1:0]
Change
tFRQ
—
—
ms
Notes:
1. See Section 3. "Ordering Information" on page 7 for further details.
2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
3. Selectable parameter specified by part number.
4. Time from powerup or tristate mode to fO.
Table 3. CLK± Output Levels and Symmetry
Parameter
Symbol
Test Condition
mid-level
Min
VDD – 1.42
1.1
Typ
—
Max
VDD – 1.25
1.9
Units
V
1
LVPECL Output Option
V
O
VOD
VSE
swing (diff)
—
VPP
VPP
swing (single-ended)
mid-level
0.55
—
0.95
2
LVDS Output Option
V
1.125
1.20
1.275
V
O
swing (diff)
VOD
VO
0.5
—
0.7
0.9
—
VPP
V
2
CML Output Option
2.5/3.3 V option mid-level
1.8 V option mid-level
V
V
– 1.30
DD
—
– 0.36
—
V
DD
2.5/3.3 V option swing (diff)
1.8 V option swing (diff)
1.10
0.35
0.8 x VDD
—
1.50
1.90
0.50
VDD
0.4
350
—
VPP
VPP
V
VOD
0.425
—
3
CMOS Output Option
VOH
VOL
I
= 32 mA
OH
IOL = 32 mA
—
V
Rise/Fall time (20/80%)
Symmetry (duty cycle)
tR, F
t
LVPECL/LVDS/CML
—
—
ps
ns
CMOS with C = 15 pF
—
1
L
SYM
LVPECL:
(diff)
V
– 1.3 V
DD
45
—
55
%
LVDS:
CMOS:
1.25 V (diff)
/2
V
DD
Notes:
1. 50 to VDD – 2.0 V.
2. Rterm = 100 (differential).
3. CL = 15 pF
Rev. 1.4
3